MT90222 ZARLINK [Zarlink Semiconductor Inc], MT90222 Datasheet - Page 47
![no-image](/images/no-image-200.jpg)
MT90222
Manufacturer Part Number
MT90222
Description
4/8/16 Port IMA/TC PHY Device
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.MT90222.pdf
(155 pages)
- Current page: 47 of 155
- Download datasheet (920Kb)
During the start-up phase, the software can choose to collect all valid ICP cells from a RX TDM port and determine
if the parameters are acceptable to proceed to start-up an IMA group.
In normal IMA operating mode, the software will choose to collect only valid ICP cells with changes. The Status and
Control Change Indication (SCCI) is monitored for all valid ICP cells received. If the SCCI field indicates a change
in the ICP cells, they are put aside for processing by software.
To accelerate the processing of ICP cells that contain changes, any byte of the last and next processed ICP cell can
be accessed directly. To reduce the total processing time by the software, only those bytes that need to be read are
accessed. The storage unit keeps the last read ICP cell and has room for up to three new ICP cells.
3.2.10
The MT90222/3/4 computes the internal RX IMA Data Cell Rate (IDCR) for each IMA Group. The cell rate of the
reference link is integrated over a programmable period of time. Software must specify the reference link for the IMA
Group in the RX Reference Link Control (0x0209 - 0x0210) registers and the period of integration in the RX IDCR
Integration (0x0219 - 0x021C) registers. Refer to TX IMA Data Cell Rate in Section 2.4.5. The Rx Preprocessor is
also available to aid the comparison of cells. See section 6.4.
As an option, the link to be used as a reference link can be extracted automatically from octet 14 of the received ICP
cell. This option is selected by bit 4 of the RX Reference Link Control (0x0209 - 0x0210) registers.
3.2.11
The received cells are temporarily stored in external memory buffers until they can be correctly re-ordered for output.
Memory size depends on the number of links and the maximum delay allowed between the links. The memory
requirements for different configurations are listed in Table 4:
The memory is organized in blocks of 64 bytes. Each block can hold one cell. The following equation can be used
to determine the maximum delay value or the required RAM size for a determined delay:
To simplify the RAM interface and pin loading, the MT90222/3/4 supports the following six, register selectable,
external memory configurations:
•
•
•
•
•
•
one 32 KByte SRAM device
two 32 KByte SRAM devices
one 128 KByte SRAM device
two 128 KByte SRAM devices
one 512 KBytes SRAM device
two 512 KBytes SRAM devices
Rate Recovery
Cell Buffer/RAM Controller
MaxDelay = [RAMsize]
Zarlink Semiconductor Inc.
MT90222/3/4
64
47
(16) [1CellTime]
1
Data Sheet
Related parts for MT90222
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![SL1430](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT312C](/images/no-image3.png)
Part Number:
Description:
Satellite Channel Decoder
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![MSC60028/IG/DP2S](/images/no-image3.png)
Part Number:
Description:
Power Factor Controller
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![P10C68-](/images/no-image3.png)
Part Number:
Description:
CMOS/SNOS NVSRAM HIGH PERFORMANCE 8 K x 8 NON-VOLATILE STATIC RAM
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2009KG](/images/no-image3.png)
Part Number:
Description:
Dual stage IF amplifier for cable tuners
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2101C](/images/no-image3.png)
Part Number:
Description:
Synthesized Broadband Converter with Programmable Power
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150KG](/images/no-image3.png)
Part Number:
Description:
Cable Tuner Front End LNA with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150LH2S](/images/no-image3.png)
Part Number:
Description:
Front End Power Splitter with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2524HP](/images/no-image3.png)
Part Number:
Description:
1.3GHz Dual Wideband Logarithmic Amplifier
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2610IG](/images/no-image3.png)
Part Number:
Description:
Wide Dynamic Range Image Reject MOPLL
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1451NADP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND PLL FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1452NAMP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LINEAR FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL161](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1613CDP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1640](/images/no-image3.png)
Part Number:
Description:
THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet: