ATMEGA2561V ATMEL [ATMEL Corporation], ATMEGA2561V Datasheet - Page 380

no-image

ATMEGA2561V

Manufacturer Part Number
ATMEGA2561V
Description
8-bit Microcontroller with 64K/128K/256K Bytes In-System Programmable Flash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA2561V-8AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA2561V-8AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA2561V-8AU
Manufacturer:
ALTERA
0
Part Number:
ATMEGA2561V-8AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATMEGA2561V-8AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA2561V-8MI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATMEGA2561V-8MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
SPI Timing
Characteristics
380
4. f
5. This requirement applies to all
6. The actual low period generated by the
7. The actual low period generated by the
ATmega640/1280/1281/2560/2561
nected to the 2-wire Serial Bus need only obey the general f
f
the
ATmega640/1280/1281/2560/2561
ATmega640/1280/1281/2560/2561
CK
CK
= CPU clock frequency
must be greater than 6 MHz for the low time requirement to be strictly met at f
low
time
requirement
Figure 160. 2-wire Serial Bus Timing
See Figure 161 and Figure 162 for details.
Table 169. SPI Timing Parameters
Note:
SCL
SDA
10
11
12
13
14
15
16
17
18
1
2
3
4
5
6
7
8
9
ATmega640/1280/1281/2560/2561
will
t
SU;STA
1. In SPI Programming mode the minimum SCK high/low period is:
SS high to tri-state
not
SCK to out high
SCK to SS high
- 2 t
- 3 t
SCK high/low
SS low to SCK
devices, as well as any other device with a proper t
devices connected to the bus may communicate at full speed (400 kHz) with other
Rise/Fall time
Rise/Fall time
ATmega640/1280/1281/2560/2561
ATmega640/1280/1281/2560/2561
SCK high/low
SS low to out
Description
SCK period
SCK period
Out to SCK
SCK to out
SCK to out
CLCL
CLCL
be
Setup
Setup
Hold
Hold
for f
for f
strictly
t
CK
CK
HD;STA
(1)
t
< 12 MHz
> 12 MHz
t
of
LOW
met
SCL
Master
Master
Master
Master
Master
Master
Master
Master
for
Mode
requirement.
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
t
HIGH
t
HD;DAT
f
SCL
2-wire Serial Interface operation. Other devices con-
>
t
4 • t
2 • t
LOW
Min
10
t
20
20
ck
308
2-wire Serial Interface is (1/f
2-wire Serial Interface is (1/f
ck
ck
SCL
t
SU;DAT
= 100 kHz.
kHz
50% duty cycle
See Table 100
LOW
when
0.5 • t
TBD
TBD
Typ
acceptance margin.
10
10
10
10
15
15
10
sck
f
CK
=
t
SU;STO
SCL
SCL
8
t
2549K–AVR–01/07
Max
r
- 2/f
- 2/f
MHz.
CK
CK
), thus
), thus
ns
t
BUF
Still,

Related parts for ATMEGA2561V