ATMEGA2561V ATMEL [ATMEL Corporation], ATMEGA2561V Datasheet - Page 34

no-image

ATMEGA2561V

Manufacturer Part Number
ATMEGA2561V
Description
8-bit Microcontroller with 64K/128K/256K Bytes In-System Programmable Flash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA2561V-8AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA2561V-8AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA2561V-8AU
Manufacturer:
ALTERA
0
Part Number:
ATMEGA2561V-8AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATMEGA2561V-8AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA2561V-8MI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATMEGA2561V-8MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
General Purpose registers
GPIOR2 – General Purpose I/O
Register 2
GPIOR1 – General Purpose I/O
Register 1
GPIOR0 – General Purpose I/O
Register 0
External Memory registers
XMCRA – External Memory
Control Register A
34
ATmega640/1280/1281/2560/2561
• Bit 0 – EERE: EEPROM Read Enable
The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the
correct address is set up in the EEAR Register, the EERE bit must be written to a logic
one to trigger the EEPROM read. The EEPROM read access takes one instruction, and
the requested data is available immediately. When the EEPROM is read, the CPU is
halted for four cycles before the next instruction is executed.
The user should poll the EEPE bit before starting the read operation. If a write operation
is in progress, it is neither possible to read the EEPROM, nor to change the EEAR
Register.
• Bit 7 – SRE: External SRAM/XMEM Enable
Writing SRE to one enables the External Memory Interface.The pin functions AD7:0,
A15:8, ALE, WR, and RD are activated as the alternate pin functions. The SRE bit over-
rides any pin direction settings in the respective data direction registers. Writing SRE to
zero, disables the External Memory Interface and the normal pin and data direction set-
tings are used.
• Bit 6:4 – SRL2:0: Wait-state Sector Limit
It is possible to configure different wait-states for different External Memory addresses.
The external memory address space can be divided in two sectors that have separate
wait-state bits. The SRL2, SRL1, and SRL0 bits select the split of the sectors, see Table
7 and Figure 13. By default, the SRL2, SRL1, and SRL0 bits are set to zero and the
entire external memory address space is treated as one sector. When the entire SRAM
Bit
0x2B (0x4B)
Read/Write
Initial Value
Bit
0x2A (0x4A)
Read/Write
Initial Value
Bit
0x1E (0x3E)
Read/Write
Initial Value
Bit
“(0x74)”
Read/Write
Initial Value
MSB
MSB
MSB
R/W
R/W
R/W
SRE
R/W
7
0
7
0
7
0
7
0
SRL2
R/W
R/W
R/W
R/W
6
0
6
0
6
0
6
0
SRL1
R/W
R/W
R/W
R/W
5
0
5
0
5
0
5
0
SRL0
R/W
R/W
R/W
R/W
4
0
4
0
4
0
4
0
SRW11
R/W
R/W
R/W
R/W
3
0
3
0
3
0
3
0
SRW10
R/W
R/W
R/W
R/W
2
0
2
0
2
0
2
0
SRW01
R/W
R/W
R/W
R/W
1
0
1
0
1
0
1
0
SRW00
LSB
LSB
LSB
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
2549K–AVR–01/07
GPIOR2
GPIOR1
GPIOR0
XMCRA

Related parts for ATMEGA2561V