HYB25DC512800CF-5 QIMONDA [Qimonda AG], HYB25DC512800CF-5 Datasheet - Page 15

no-image

HYB25DC512800CF-5

Manufacturer Part Number
HYB25DC512800CF-5
Description
512-Mbit Double-Data-Rate SDRAM
Manufacturer
QIMONDA [Qimonda AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HYB25DC512800CF-5
Manufacturer:
HYNIX
Quantity:
1 444
1) CKE is HIGH for all commands shown exceptSelf Refresh.
2) Deselect and NOP are functionally interchangeable.
3) BA0-BA1 provide bank address and A0-A12 provide row address.
4) BA0, BA1 provide bank address; A0-A9 (x16 device); A0 - A9, A11 (x8 device)provide column address ; A10 HIGH enables the Auto
5) Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto
6) A10 LOW: BA0, BA1 determine which bank is precharged. A10 HIGH: all banks are precharged and BA0, BA1 are “Don’t Care”.
7) This command is AUTO REFRESH if CKE is HIGH; Self Refresh if CKE is LOW.
8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are “Don’t Care” except for CKE.
9) BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects
1) Used to mask write data; provided coincident with the corresponding data.
Rev. 1.3, 2006-12
03292006-W2FE-ELDX
Name (Function)
Deselect (NOP)
No Operation (NOP)
Active (Select Bank And Activate Row)
Read (Select Bank And Column, And Start Read Burst)
Write (Select Bank And Column, And Start Write Burst)
Burst Terminate
Precharge (Deactivate Row In Bank Or Banks)
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)
Mode Register Set
Name (Function)
Write Enable
Write Inhibit
Precharge feature (nonpersistent), A10 LOW disables the Auto Precharge feature.
Precharge enabled or for write bursts.
Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode
Register).
V
REF
must be maintained during Self Refresh operation.
15
CS
H
L
L
L
L
L
L
L
L
RAS
X
H
L
H
H
H
L
L
L
CAS
X
H
L
L
H
H
L
L
H
512-Mbit Double-Data-Rate SDRAM
WE Address
X
H
H
H
L
L
L
H
L
Truth Table 1b: DM Operation
HYB25DC512[800/160]C[E/F]
Truth Table 1a: Commands
X
X
Bank/Row
Bank/Col
Bank/Col
X
Code
X
Op-Code
DM
L
H
Internet Data Sheet
DQs
Valid
X
MNE
NOP
NOP
ACT
Read
Write
BST
PRE
AR/SR
MRS
TABLE 10
TABLE 9
Note
1)
1)
Note
1)2)
1)2)
1)3)
1)4)
1)4)
1)5)
1)6)
1)7)8)
1)9)

Related parts for HYB25DC512800CF-5