CY7C1480BV33_11 CYPRESS [Cypress Semiconductor], CY7C1480BV33_11 Datasheet - Page 26

• Manufacturer Part Number: CY7C1480BV33_11
• Description: 72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined Sync SRAM
• Manufacturer: CYPRESS [Cypress Semiconductor]

Switching Waveforms
Figure 3
Document Number: 001-15145 Rev. *F
Note
Data Out (Q)
18. On this diagram, when CE is LOW: CE
GW, BWE,
ADDRESS
ADSP
ADSC
BWx
ADV
CLK
OE
CE
shows read cycle timing.
t
ADS
t AS
t CES
A1
t
ADH
t AH
t CEH
t
CH
High-Z
t CYC
t WES
t
CL
Single READ
t CLZ
t WEH
t CO
[18]
1
t ADS
is LOW, CE
A2
Q(A1)
t ADH
t OEHZ
t ADVS
2
is HIGH, and CE
Figure 3. Read Cycle Timing
t ADVH
t OELZ
t OEV
CY7C1480BV33, CY7C1482BV33, CY7C1486BV33
Q(A2)
DON’T CARE
t DOH
t CO
3
is LOW. When CE is HIGH: CE
Q(A2 + 1)
ADV
suspends
burst.
UNDEFINED
Q(A2 + 2)
BURST READ
1
is HIGH, CE
Q(A2 + 3)
2
is LOW, or CE
A3
Q(A2)
Burst continued with
new base address
Burst wraps around
to its initial state
Q(A2 + 1)
3
is HIGH.
t CHZ
Deselect
cycle
Page 26 of 36
[+] Feedback