CY7C171A-25PC Cypress Semiconductor Corporation., CY7C171A-25PC Datasheet

no-image

CY7C171A-25PC

Manufacturer Part Number
CY7C171A-25PC
Description
4K x 4 Static RAM with Separate I/O
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C171A-25PC
Manufacturer:
XILINX
Quantity:
7
Company:
Part Number:
CY7C171A-25PC
Quantity:
306
Features
Selection Guide
Cypress Semiconductor Corporation
Maximum Access Time (ns)
Maximum Operating
Current (mA)
• Automatic power-down when deselected
• CMOS for optimum speed/power
• High speed
• Transparent write (7C171A)
• Low active power
• Low standby power
• TTL-compatible inputs and outputs
• Capable of withstanding greater than 2001V electrostat-
ic discharge
— t
— 375 mW
— 93 mW
Logic Block Diagram
AA
= 15 ns
A
A
A
A
A
A
A
0
1
2
3
4
5
6
INPUT BUFFER
DECODER
128 x 128
COLUMN
ARRAY
Commercial
Military
POWER
DOWN
3901 North First Street
7C171A-15
7C172A-15
115
15
7C172A
7C171A
Functional Description
The CY7C171A and CY7C172A are high-performance CMOS
static RAMs organized as 4096 by 4 bits with separate I/O.
Easy memory expansion is provided by an active LOW chip
enable (CE) and three-state drivers. They have an automatic
power-down feature, reducing the power consumption by 77%
when deselected.
Writing to the device is accomplished when the chip enable
(CE) and write enable (WE) inputs are both LOW. Data on the
four input/output pins (I
location specified on the address pins (A
Reading the device is accomplished by taking chip enable
(CE) LOW, while write enable (WE) remains HIGH. Under
these conditions the contents of the memory location specified
on the address pins will appear on the four data output pins.
The output pins remain in a high-impedance state when write
enable (WE) is LOW (7C172A only), or chip enable is HIGH.
A die coat is used to insure alpha immunity.
I
I
I
I
O
O
O
O
CE
WE
7C171A-20
7C172A-20
0
1
2
3
C171A–1
0
1
2
3
20
80
90
San Jose
7C171A-25
7C172A-25
25
70
80
0
Pin Configurations
November 1988 - Revised April 1995
through I
GND
4K x 4 Static RAM
A
A
CE
A
A
A
A
A
A
10
11
I
I
5
6
7
8
9
with Separate I/O
4
3
2
CA 95134
1
2
3
4
5
6
7
8
9
10
11
12
Top View
DIP/SOJ
7C171A-35
7C172A-35
7C171A
7C172A
3
) is written into the memory
35
70
70
13
24
23
22
21
20
19
18
17
16
15
14
0
CY7C171A
CY7C172A
through A
V
A
A
A
A
I
I
O
O
O
O
WE
0
1
CC
3
2
1
0
0
1
2
3
408-943-2600
7C171A-45
7C172A-45
C171A–2
45
70
11
).

Related parts for CY7C171A-25PC

CY7C171A-25PC Summary of contents

Page 1

... Current (mA) Military Cypress Semiconductor Corporation Functional Description The CY7C171A and CY7C172A are high-performance CMOS static RAMs organized as 4096 by 4 bits with separate I/O. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by 77% when deselected ...

Page 2

... Max > V Com’ Min. Duty Cycle = 100% Mil Max Com’ > V 0.3V, IH Mil V > < 0. CY7C171A CY7C172A Ambient Temperature + +125 C 5V 7C171A-15 7C171A-20 7C171A-25 7C172A-15 7C172A-20 7C172A-25 Max. Min. Max. Min. Max. 2.4 2.4 2.4 0.4 0.4 0.4 2 ...

Page 3

... CY7C171A CY7C172A ...

Page 4

... IH Mil V > < 0.3V IN Test Conditions MHz 5. 481 5V 3. GND 255 JIG AND (b) SCOPE C171A–3 1.73V 4 CY7C171A CY7C172A 7C171A-35 7C171A-45 7C172A-35 7C172A-45 Min. Max. Min. Max. 2.4 2.4 0.4 0.4 2 3.0 0.8 3.0 0.8 10 +10 10 +10 10 +10 10 ...

Page 5

... HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write HIGH for read cycle. 10. Device is continuously selected [2,5] 7C171A-15 7C171A-20 7C172A-15 7C172A-20 Min. Max. Min. Max. Min. Max. Min. Max OHA is less than t for any given device CY7C171A CY7C172A 7C171A-25 7C171A-35 7C171A-45 7C172A-25 7C172A-35 7C172A-45 Min. Max. Unit ...

Page 6

... AW t PWE t SD DATA VALID IN t HZWE t ADV SCE PWE t SD DATA VALID IN t HZWE t AWE 6 CY7C171A CY7C172A t HZ HIGH IMPEDANCE t PD 50% t RCH C171A– LZWE HIGH IMPEDANCE DATA VALID C171A– HIGH IMPEDANCE DATA VALID C171A–8 ICC ISB ...

Page 7

... TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 30.0 25.0 20.0 15.0 10.0 V =4. = 5.0 0.0 0 200 400 600 800 1000 CAPACITANCE (pF) 7 CY7C171A CY7C172A OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE 120 100 80 V =5. = 0.0 1.0 2.0 3.0 4.0 OUTPUT VOLTAGE (V) OUTPUT SINK CURRENT vs ...

Page 8

... Ordering Information Speed Package (ns) Ordering Code Name 15 CY7C171A-15PC 20 CY7C171A-20PC 25 CY7C171A-25PC 35 CY7C171A-35PC Speed Package (ns) Ordering Code Name 15 CY7C172A-15PC CY7C172A-15VC 20 CY7C172A-20PC CY7C172A-20VC CY7C172A-20DMB 25 CY7C172A-25PC CY7C172A-25VC CY7C172A-25DMB 35 CY7C172A-35PC CY7C172A-35DMB 45 CY7C172A-45DMB MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics Parameter Subgroups Max SB1 SB1 Document #: 38-00104-D © Cypress Semiconductor Corporation, 1995. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product ...

Page 9

... Note: 13. 7C171A only. Package Diagrams 24-Lead (300-Mil) CerDIP D14 MIL-STD-1835 D-9 Config.A 24-Lead (300-Mil) Molded DIP P13/P13A 24-Lead Molded SOJ V13 9 CY7C171A CY7C172A ...

Related keywords