CY7C1480BV33-250BZXC CYPRESS [Cypress Semiconductor], CY7C1480BV33-250BZXC Datasheet - Page 17

• Manufacturer Part Number: CY7C1480BV33-250BZXC
• Manufacturer: CYPRESS [Cypress Semiconductor]

Identification Register Definitions
Scan Register Sizes
Identification Codes
Document Number: 001-15145 Rev. *H
Revision number (31:29)
Device depth (28:24)
Architecture/Memory type(23:18)
Bus width/density(17:12)
Cypress JEDEC ID Code (11:1)
ID register presence indicator (0)
Instruction
Bypass
ID
Boundary scan order – 165-ball FBGA
EXTEST
IDCODE
SAMPLE Z
RESERVED
SAMPLE/PRELOAD
RESERVED
RESERVED
BYPASS
Instruction
Instruction Field
Register Name
Code
000
001
010
100
101
011
110
111
Captures the I/O ring contents.
Loads the ID register with the vendor ID code and places the register between TDI and TDO.
This operation does not affect SRAM operations.
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces
all SRAM output drivers to a High Z state.
Do Not Use: This instruction is reserved for future use.
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does
not affect SRAM operation.
Do Not Use: This instruction is reserved for future use.
Do Not Use: This instruction is reserved for future use.
Places the bypass register between TDI and TDO. This operation does not affect SRAM
operations.
CY7C1480BV33
00000110100
(2 M × 36)
000000
100100
01011
000
1
CY7C1482BV33
00000110100
(4 M × 18)
000000
010100
Bit Size (× 36)
01011
000
1
Description
32
73
3
1
Describes the version number
Reserved for internal use
Defines memory type and architecture
Defines width and density
Enables unique identification of SRAM
vendor
Indicates the presence of an ID register
Description
CY7C1480BV33
CY7C1482BV33
Bit Size (× 18)
32
54
3
1
Page 17 of 33