bt829bkrf ETC-unknow, bt829bkrf Datasheet - Page 74

no-image

bt829bkrf

Manufacturer Part Number
bt829bkrf
Description
Video Streamii Decoders
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
BT829BKRF
Manufacturer:
CONEXANT
Quantity:
1 000
Part Number:
BT829BKRF
Manufacturer:
CONEXANT
Quantity:
20 000
Company:
Part Number:
BT829BKRF
Quantity:
315
64
2.0 Electrical Interfaces
2.3 I
Table 2-5. Example I
Subaddress
I
I
2
Master
Data(0)
Data(n)
2
2
C Interface
C Start
C Stop
.
.
.
Flow
Data
——
——
——
——
——
——
——
2
>
>
>
>
>
>
>
C Data Transactions
Bt829B
ACK(0)
ACK(n)
ACK
ACK
Bt829B then releases the data bus in preparation for a stop command. If an
acknowledgment is received, the Bt829B proceeds to transfer the next register.
transfer from whatever location is currently loaded into the address register. Since
the address register might not contain the address of the desired register, the mas-
ter generally executes a write cycle, setting the address register to the desired
location. After receiving an acknowledgment for the transfer of the data into the
address register, the master initiates a read of the Bt829B by starting a new I
cycle with an appropriate read address. The Bt829B then transfers the contents of
the desired register.
write cycle with an I
ment from the Bt829B, the master transmits the desired address, 0x0A. After
receiving an acknowledgment, the master then starts a read cycle with an I
slave address of 0x89 or 0x8B. The Bt829B acknowledges and transfers the con-
tents of register 0x0A. There is no need to issue a stop command after the write
cycle. The Bt829B detects the repeated start command and starts a new I
This process is illustrated in Table 2-5 and Figure 2-15.
Guide,” reprinted by Rockwell.
.
.
.
To stop a read transfer, the host must not acknowledge the last read cycle. The
When the master generates a read from the Bt829B, the Bt829B starts its
For example, to read register 0x0A, Brightness Control, the master starts a
For detailed information on the I
Master sends Bt829B chip address, i.e., 0x88 or 0x8A.
Bt829B generates ACK on successful receipt of chip address.
Master sends subaddress to Bt829B.
Bt829B generates ACK on successful receipt of subaddress.
Master sends first data byte to Bt829B.
Bt829B generates ACK on successful receipt of first data byte.
Master sends nth data byte to Bt829B.
Bt829B generates ACK on successful receipt of nth data byte.
Master generates STOP to end transfer.
Write to Bt829B
D829BDSA
2
C address of 0x88 or 0x8A. After receiving an acknowledg-
2
C bus, refer to “The I
Comment
VideoStream II Decoders
2
C-Bus Reference
Bt829B/827B
2
C cycle.
2
2
C
C

Related parts for bt829bkrf