lrs1338a Sharp Microelectronics of the Americas, lrs1338a Datasheet - Page 15
![no-image](/images/no-image-200.jpg)
lrs1338a
Manufacturer Part Number
lrs1338a
Description
Stacked Chip Flash Memory Sram
Manufacturer
Sharp Microelectronics of the Americas
Datasheet
1.LRS1338A.pdf
(36 pages)
Stacked Chip (8M Flash & 2M SRAM)
Data Sheet
FULL STATUS CHECK PROCEDURE
Read Status Register
Data and Address
Write 40H or 10L
Check If Desired
Data (See Above)
Status Register
Write Word
Word Write
Full Status
Word Write
Complete
Successful
Address
SR.7 =
SR.3 =
SR.1 =
SR.4 =
Read
Start
1
0
0
0
0
1
1
1
Suspend
Protect Error
Range Error
Word Write
Word
Write
Device
Error
V
No
PP
Figure 7. Automated Word Write Flowchart
Suspend Word
Yes
Write Loop
OPERATION
SR.4, SR.3, and SR.1 are only cleared by the Clear Status
Register Command in cases where multiple locations are written
before full status is checked.
If error is detected, clear the Status Register before attempting
retry or other error recovery.
Standby
Standby
Standby
Repeat for subsequent byte writes.
SR full status check can be done after each byte write
or after a sequence of byte writes.
Write FFH after the last byte write operation to place
device in read array mode.
OPERATION
BUS
Standby
Write
Write
Read
BUS
COMMAND
Word Write
COMMAND
Setup
Word
Write
Check SR.3
1 = V
Check SR.1
1 = Device Protect Detect
Check SR.4
1 = Data Write Error
Data = 40H or 10H
Addr = Location to be Written
Data = Data to be Written
Addr = Location to be Written
Status Register Data
Check SR.7
1 = WSM Ready
0 = WSM Busy
PP
Error Detect
COMMENTS
COMMENTS
LRS1338A
LRS1338A-7
15