wm8192cdw-v Wolfson Microelectronics plc, wm8192cdw-v Datasheet - Page 24

• Manufacturer Part Number: wm8192cdw-v
• Description: 8+8 Bit Output 16-bit Cis/ccd Afe/digitiser
• Manufacturer: Wolfson Microelectronics plc

WM8192
REGISTER MAP DESCRIPTION
The following table describes the function of each of the control bits shown in Table 5.
w
Setup
Register 1
Setup
Register 2
Setup
Register 3
Software
Reset
Auto-cycle
Reset
REGISTER
BIT
5:4
1:0
7:6
3:0
5:4
7:6
NO
0
1
2
3
6
2
3
5
RLCDACRNG
CDSREF[1:0]
MUXOP[1:0]
PGAFS[1:0]
CHAN[1:0]
VRLCEXT
RLCV[3:0]
NAME(S)
DEL[1:0]
MODE4
SELPD
MONO
INVOP
CDS
BIT
EN
DEFAULT
1111
00
00
01
00
1
1
0
0
0
0
0
0
1
When SELPD = 1 this bit has no effect.
When SELPD = 0 this bit controls the global power down:
Select correlated double sampling mode: 0 = single ended mode,
1 = CDS mode.
Mono/colour select: 0 = colour, 1 = monochrome operation.
Selective power down: 0 = no individual control,
1 = individual blocks can be disabled (controlled by SELDIS[3:0]).
Offsets PGA output to optimise the ADC range for different polarity sensor
output signals. Zero differential PGA input signal gives:
00 = Zero output
(use for bipolar video)
01 = Zero output
Required when operating in MODE4: 0 = other modes, 1 = MODE4.
Determines the output data format.
00 = 8-bit multiplexed
01 = 8-bit multiplexed (8+8 bits)
Digitally inverts the polarity of output data.
0 = negative going video gives negative going output,
1 = negative-going video gives positive going output data.
When set powers down the RLCDAC, changing its output to Hi-Z, allowing
VRLC/VBIAS to be externally driven.
Sets the output range of the RLCDAC.
0 = RLCDAC ranges from 0 to AVDD (approximately),
1 = RLCDAC ranges from 0 to VRT (approximately).
Sets the output latency in ADC clock periods.
1 ADC clock period = 2 MCLK periods except in Mode 3 where 1 ADC clock
period = 3 MCLK periods.
00 = Minimum latency
01 = Delay by one ADC clock
period
Controls RLCDAC driving VRLC pin to define single ended signal reference
voltage or Reset Level Clamp voltage. See Electrical Characteristics section
for ranges.
CDS mode reset timing adjust.
00 = Advance 1 MCLK period
01 = Normal
Monochrome mode channel select.
00 = Red channel select
01 = Green channel select
Any write to Software Reset causes all cells to be reset. It is recommended
that a software reset be performed after a power-up before any other register
writes.
Any write to Auto-cycle Reset causes the auto-cycle counter to reset
to RINP. This function is only required when LINEBYLINE = 1.
0 = complete power down, 1 = fully active.
DESCRIPTION
10 = 8-bit multiplexed mode (8+8 bits)
11 = 4-bit multiplexed mode (4+4+4+4 bits)
10 = Full-scale positive output
(use for negative going video)
11 = Full-scale negative output
(use for positive going video)
10 = Delay by two ADC clock periods
11 = Delay by three ADC clock periods
10 = Retard 1 MCLK period
11 = Retard 2 MCLK periods
10 = Blue channel select
11 = Reserved
PD Rev 4.1 July 2004
Production Data
24