wm8192cdw-v Wolfson Microelectronics plc, wm8192cdw-v Datasheet - Page 17

• Manufacturer Part Number: wm8192cdw-v
• Description: 8+8 Bit Output 16-bit Cis/ccd Afe/digitiser
• Manufacturer: Wolfson Microelectronics plc

WM8192
PROGRAMMABLE VSMP DETECT CIRCUIT
REFERENCES
POWER SUPPLY
w
The VSMP input is used to determine the sampling point and frequency of the WM8192. Under
normal operation a pulse of 1 MCLK period should be applied to VSMP at the desired sampling
frequency (as shown in the Operating Mode Timing Diagrams) and the input sample will be taken on
the first rising MCLK edge after VSMP has gone low. However, in certain applications such a signal
may not be readily available. The programmable VSMP detect circuit in the WM8192 allows the
sampling point to be derived from any signal of the correct frequency, such as a CCD shift register
clock, when applied to the VSMP pin.
When enabled, by setting the VSMPDET control bit, the circuit detects either a rising or falling edge
(determined by POSNNEG control bit) on the VSMP input pin and generates an internal VSMP pulse.
This pulse can optionally be delayed by a number of MCLK periods, specified by the VDEL[2:0] bits.
Figure 16 shows the internal VSMP pulses that can be generated by this circuit for a typical clock
input signal. The internal VSMP pulse is then applied to the timing control block in place of the
normal VSMP pulse provided from the input pin. The sampling point then occurs on the first rising
MCLK edge after this internal VSMP pulse, as shown in the Operating Mode Timing Diagrams.
Figure 16 Internal VSMP Pulses Generated by Programmable VSMP Detect Circuit
The ADC reference voltages are derived from an internal bandgap reference, and buffered to pins
VRT and VRB, where they must be decoupled to ground. Pin VRX is driven by a similar buffer, and
also requires decoupling. The output buffer from the RLCDAC also requires decoupling at pin
VRLC/VBIAS
The WM8192 can run from a 5V single supply or from split 5V (core) and 3.3V (digital interface)
supplies.
(VDEL = 000) INTVSMP
(VDEL = 001) INTVSMP
(VDEL = 010) INTVSMP
(VDEL = 011) INTVSMP
(VDEL = 100) INTVSMP
(VDEL = 101) INTVSMP
(VDEL = 110) INTVSMP
(VDEL = 111) INTVSMP
(VDEL = 000) INTVSMP
(VDEL = 001) INTVSMP
(VDEL = 010) INTVSMP
(VDEL = 011) INTVSMP
(VDEL = 100) INTVSMP
(VDEL = 101) INTVSMP
(VDEL = 110) INTVSMP
(VDEL = 111) INTVSMP
INPUT
PINS
POSNNEG = 0
POSNNEG = 1
MCLK
VSMP
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
PD Rev 4.1 July2004
V
V
S
S
V
V
Production Data
S
S
V
V
S
S
V
V
S
S
V
V
S
S
V
V
S
S
17
V
V
S
S
V
V
S
S
V
V
S
S