sc68c2550b NXP Semiconductors, sc68c2550b Datasheet - Page 18

no-image

sc68c2550b

Manufacturer Part Number
sc68c2550b
Description
Sc68c2550b 5 V, 3.3 V And 2.5 V Dual Uart, 5 Mbit/s Max. , With 16-byte Fifos And Motorola Up Interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sc68c2550bIB48
Manufacturer:
C&K
Quantity:
1 000
Part Number:
sc68c2550bIB48,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc68c2550bIB48,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
sc68c2550bIB48,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
9397 750 14941
Product data sheet
7.5 Line Control Register (LCR)
The Line Control Register is used to specify the asynchronous data communication
format. The word length, the number of stop bits, and the parity are selected by writing the
appropriate bits in this register.
Table 13:
Table 14:
Table 15:
Table 16:
Bit
7
6
5:3
2
1:0
LCR[5]
X
X
0
0
1
LCR[2]
0
1
1
LCR[1]
0
0
1
1
Line Control Register bits description
LCR[5:3] parity selection
LCR[2] stop bit length
LCR[1:0] word length
LCR[4]
X
0
1
0
1
Word length
5, 6, 7, 8
5
6, 7, 8
LCR[0]
0
1
0
1
Symbol
LCR[7]
LCR[6]
LCR[5:3]
LCR[2]
LCR[1:0]
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
LCR[3]
0
1
1
1
1
Word length
5
6
7
8
Rev. 02 — 28 April 2005
Description
Divisor Latch enable. The internal baud rate counter latch and
Enhanced Feature mode enable.
Set break. When enabled, the Break control bit causes a break
condition to be transmitted (the TX output is forced to a logic 0 state).
This condition exists until disabled by setting LCR[6] to a logic 0.
programs the parity conditions (see
Stop bits. The length of stop bit is specified by this bit in conjunction with
the programmed word length (see
Word length bits 1, 0. These two bits specify the word length to be
transmitted or received (see
logic 0 = Divisor Latch disabled (normal default condition).
Logic 1 = Divisor Latch enabled.
logic 0 = no TX break condition (normal default condition)
logic 1 = forces the transmitter output (TX) to a logic 0 for alerting the
remote receiver to a line break condition
logic 0 or cleared = default condition
logic 0 or cleared = default condition
Stop bit length (bit times)
1
1
2
1
2
Parity selection
no parity
odd parity
even parity
forced parity ‘1’
forced parity ‘0’
Table
Table
16).
Table
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
15).
SC68C2550B
14)
18 of 35

Related parts for sc68c2550b