mc9s12ne64 Freescale Semiconductor, Inc, mc9s12ne64 Datasheet - Page 316

no-image

mc9s12ne64

Manufacturer Part Number
mc9s12ne64
Description
Hcs12 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12ne64CPV
Manufacturer:
RENESAS
Quantity:
21 000
Part Number:
mc9s12ne64CPV
Manufacturer:
FREESCAL
Quantity:
455
Part Number:
mc9s12ne64CPV
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12ne64CPVE
Manufacturer:
ST
Quantity:
445
Part Number:
mc9s12ne64CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12ne64VTU
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc9s12ne64VTU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12ne64VTUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12ne64VTUE
Manufacturer:
ALTERA
0
Part Number:
mc9s12ne64VTUE
Manufacturer:
FREESCALE
Quantity:
20 000
Chapter 11 Ethernet Media Access Controller (EMACV1)
11.3.2.3 Transmit Control and Status (TXCTS)
Read: Anytime.
Write: See each bit description.
TXACT — Transmitter Active Status
CSLF — Carrier Sense Lost Flag
PTRC — PAUSE Timer Register Control
SSB — Single Slot Backoff
316
This is a read-only status bit that indicates activity in the EMAC transmitter. TXACT is set after a valid
TCMD write and is cleared when the EMAC has finished sending the transmit frame.
This status bit is set when the carrier sense (half-duplex mode) drops out or is never sensed during
transmission (excluding the preamble) without collision. The frame is transmitted normally and no
retries are performed as a result of this flag. This flag bit is cleared by writing a 1 to it. A write of 0 has
no effect.
This bit can be written anytime.
While set, writes to the PTIME register update the PAUSE duration used in the transmission of a
PAUSE control frame. Reads of the PTIME register return the PAUSE duration used in the
transmission of a hardware-generated PAUSE control frame.
While clear, PTIME register read accesses return the current number of slot times (512 bit times)
remaining in a PAUSE period after the receiver accepts a PAUSE frame. Writes to PTIME are ignored.
This bit can be written anytime, but the user must not change this bit while TXACT is set.
Setting this bit forces the transmitter to backoff for only a single Ethernet slot time instead of following
the random backoff algorithm. For more information about the backoff algorithm, refer to
Section 11.4.3.3.3, “Backoff Generator.”
1 = Transmitter is active.
0 = Transmitter is idle.
1 = Carrier sense lost has been detected without collision during transmission.
0 = No carrier sense lost has been detected.
1 = PTIME controls the transmit PAUSE duration parameter for PAUSE control frames.
0 = PTIME read accesses return the PAUSE timer counter value.
1 = Single slot backoff.
0 = Random backoff.
Module Base + $4
RESET:
W
R
TXACT
7
0
= Unimplemented or Reserved
Figure 11-4. Transmit Control and Status (TXCTS)
6
0
0
MC9S12NE64 Data Sheet, Rev. 1.1
CSLF
5
0
PTRC
4
0
SSB
3
0
2
0
0
1
0
0
Freescale Semiconductor
TCMD
0
0
0

Related parts for mc9s12ne64