mc9s12ne64 Freescale Semiconductor, Inc, mc9s12ne64 Datasheet - Page 149

no-image

mc9s12ne64

Manufacturer Part Number
mc9s12ne64
Description
Hcs12 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12ne64CPV
Manufacturer:
RENESAS
Quantity:
21 000
Part Number:
mc9s12ne64CPV
Manufacturer:
FREESCAL
Quantity:
455
Part Number:
mc9s12ne64CPV
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12ne64CPVE
Manufacturer:
ST
Quantity:
445
Part Number:
mc9s12ne64CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12ne64VTU
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc9s12ne64VTU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12ne64VTUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12ne64VTUE
Manufacturer:
ALTERA
0
Part Number:
mc9s12ne64VTUE
Manufacturer:
FREESCALE
Quantity:
20 000
4.3.2.5
This register enables CRG interrupt requests.
Read: anytime
Write: anytime
Freescale Semiconductor
LOCKIE
SCMIE
SCMIF
Reset
Field
Field
SCM
RTIE
1
0
7
4
1
W
R
RTIE
Self-Clock Mode Interrupt Flag — SCMIF is set to 1 when SCM status bit changes. This flag can only be
cleared by writing a 1. Writing a 0 has no effect. If enabled (SCMIE=1), SCMIF causes an interrupt request.
0 No change in SCM bit.
1 SCM bit has changed.
Self-Clock Mode Status Bit — SCM reflects the current clocking mode. Writes have no effect.
0 MCU is operating normally with OSCCLK available.
1 MCU is operating in self-clock mode with OSCCLK in an unknown state. All clocks are derived from PLLCLK
Real-Time Interrupt Enable Bit
0 Interrupt requests from RTI are disabled.
1 Interrupt will be requested whenever RTIF is set.
Lock Interrupt Enable Bit
0 LOCK interrupt requests are disabled.
1 Interrupt will be requested whenever LOCKIF is set.
Self-Clock Mode Interrupt Enable Bit
0 SCM interrupt requests are disabled.
1 Interrupt will be requested whenever SCMIF is set.
CRG Interrupt Enable Register (CRGINT)
0
7
running at its minimum frequency f
= Unimplemented or Reserved
0
0
6
Figure 4-8. CRG Interrupt Enable Register (CRGINT)
Table 4-2. CRGFLG Field Descriptions (continued)
Table 4-3. CRGINT Field Descriptions
MC9S12NE64 Data Sheet, Rev. 1.1
0
0
5
SCM
.
LOCKIE
0
4
Description
Description
0
0
3
0
0
2
Memory Map and Register Definition
SCMIE
0
1
0
0
0
149

Related parts for mc9s12ne64