at91sam9260-cj ATMEL Corporation, at91sam9260-cj Datasheet - Page 634

no-image

at91sam9260-cj

Manufacturer Part Number
at91sam9260-cj
Description
At91 Arm Thumb Microcontrollers
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM9260-CJ
Manufacturer:
Atmel
Quantity:
60
Part Number:
AT91SAM9260-CJ
Manufacturer:
ATMEL
Quantity:
210
37.2
Figure 37-1. Block Diagram
634
MCK
UDPCK
udp_int
external_resume
Block Diagram
AT91SAM9260
Atmel Bridge
MCU
APB
Bus
to
Access to the UDP is via the APB bus interface. Read and write to the data FIFO are done by
reading and writing 8-bit values to APB registers.
The UDP peripheral requires two clocks: one peripheral clock used by the Master Clock domain
(MCK) and a 48 MHz clock (UDPCK) used by the 12 MHz domain.
A USB 2.0 full-speed pad is embedded and controlled by the Serial Interface Engine (SIE).
The signal external_resume is optional. It allows the UDP peripheral to wake up once in system
mode. The host is then notified that the device asks for a resume. This optional feature must be
also negotiated with the host during the enumeration.
U
s
e
n
e
a
c
e
r
r
I
t
f
W
a
p
p
e
Master Clock
Domain
r
r
USB Device
FIFO
RAM
Dual
Port
Recovered 12 MHz
Domain
W
a
p
p
e
r
r
Suspend/Resume Logic
12 MHz
Interface
Engine
Serial
SIE
txoen
eopn
txd
rxdm
rxd
rxdp
6221G–ATARM–31-Jan-08
Transceiver
Embedded
USB
DM
DP

Related parts for at91sam9260-cj