peb20954 Infineon Technologies Corporation, peb20954 Datasheet - Page 85

no-image

peb20954

Manufacturer Part Number
peb20954
Description
Smart Integrated Digital Echo Canceller Sidec
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20954HT
Manufacturer:
MITSUMI
Quantity:
510
Part Number:
peb20954HT-V1.1
Manufacturer:
SIEMENS
Quantity:
16
Part Number:
peb20954HTV1.1
Manufacturer:
INFINEON
Quantity:
1 831
Part Number:
peb20954HV1.3
Manufacturer:
INFINEON
Quantity:
1 831
UCCFRS[4:0]
*Caution: The activation of the bit 128FRSEN is solely intended for a configuration where
only one SIDEC in 128 ms mode is used for one PCM30 interface processing only 16
channels. If two SIDECs in 128 ms master and slave mode are used in parallel for one
PCM interface the activation of this bit could result in severe damage of the external
driver at the UCCO bus.
WRUCC[5:0] (Addr.: 63H): Write/Read UCCI, Reset value = 00H
WRORAM
ARAM [4:0]
DORAM[7:0] (Addr.: 64H): Data Output RAM, Reset value = 00H
DORAM [7:0]
IMASKFRS[7:0] (Addr.: 65H): Interrupt Mask for the special UCC frame FRS,
IMASKFRS[7:0]
Note: In 128 ms mode the change of an unmasked bit generates an interrupt condition
only if the frame number of the special UCC frame corresponds to one of the 16
processed channels or bit UCCFRS.128FRSEN is set to ’1’.
Preliminary Data Sheet
Reset value = 00H
RAM[7]
IMASK
FRS[7]
DO
-
RAM[6]
IMASK
FRS[6]
DO
-
’0’: disables the output of all frames at UCCO and the activation of
Denotes the frame number of the special UCC frame FRS.
’1’: Write access: the byte stored in register DORAM is written to the
’0’: read access: the byte stored in the UCC input RAM (IRAM) at
Value corresponds to the ORAM or IRAM address where data is
written to or read from
Data to be written to the ORAM at address WRUCC. ARAM [4:0]
Each activated (set to ’1’) mask bit prevents the generation of an
UCC interrupt at a change of the corresponding bit in FRS.
TUCCO for all frames in 128 ms mode if the number
does not correspond to one of the 16 processed channels.*
UCC output RAM (ORAM) at UCC frame number ARAM [4:0].
UCC frame number ARAM [4:0] is copied to register DIRAM.
Data can be read after 8 CLK32 cycles.
RAM[5]
IMASK
FRS[5]
WRO
RAM
DO
ARAM[4] ARAM[3] ARAM[2] ARAM[1] ARAM[0]
RAM[5]
IMASK
FRS[4]
DO
85
RAM[3]
IMASK
FRS[3]
DO
RAM[2]
IMASK
FRS[2]
DO
Register Description
RAM[1]
IMASK
FRS[1]
DO
PEB 20954
PEF 20954
RAM[0]
IMASK
FRS[0]
DO
04.99

Related parts for peb20954