isp1563 NXP Semiconductors, isp1563 Datasheet - Page 33

no-image

isp1563

Manufacturer Part Number
isp1563
Description
Hi-speed Universal Serial Bus Pci Host Controller
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
isp1563BM
Manufacturer:
BROADCOM
Quantity:
9 240
Company:
Part Number:
isp1563BM
Quantity:
5
Part Number:
isp1563BMGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1563BMGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1563BMUM
Manufacturer:
NXP
Quantity:
670
Part Number:
isp1563BMUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
10. Power management
11. USB Host Controller registers
ISP1563_2
Product data sheet
10.1 PCI bus power states
10.2 USB bus states
The PCI bus can be characterized by one of the four power management States: B0, B1,
B2 and B3.
B0 state (PCI clock = 33 MHz, PCI bus power = on) — This corresponds to the bus
being fully operational.
B1 state (PCI clock = intermittent clock operation mode, PCI bus power = on) —
When a PCI bus is in B1, PCI V
transactions, however, are allowed to take place on the bus. The B1 state indicates a
perpetual idle state on the PCI bus.
B2 state (PCI clock = stop, PCI bus power = on) — PCI V
but the clock is stopped and held in the LOW state.
B3 state (PCI clock = stop, PCI bus power = off) — PCI V
devices on the PCI bus segment.
Reset state — When the USB bus is in the reset state, the USB system is stopped.
Operational state — When the USB bus is in the active state, the USB system is
operating normally.
Suspend state — When the USB bus is in the suspend state, the USB system is
stopped.
Resume state — When the USB bus is in the resume state, the USB system is operating
normally.
Each Host Controller contains a set of on-chip operational registers that are mapped to
uncached memory of the system addressable space. This memory space must begin on a
DWORD (32-bit) boundary. The size of the allocated space is defined by the initial value in
the Base Address register 0. HCDs must interact with these registers to implement USB
and legacy support functionality.
After the PCI enumeration driver finishes the PCI device configuration, the new base
address of these memory-mapped operational registers is defined in BAR0. The HCD can
access these registers by using the address of base address value + offset.
Table 42
contains a list of Host Controller registers.
Rev. 02 — 15 March 2007
CC
is still applied to all devices on the bus. No bus
HS USB PCI Host Controller
CC
CC
is still applied on the bus,
is removed from all
© NXP B.V. 2007. All rights reserved.
ISP1563
33 of 102

Related parts for isp1563