dp83820 National Semiconductor Corporation, dp83820 Datasheet - Page 30
![no-image](/images/no-image-200.jpg)
dp83820
Manufacturer Part Number
dp83820
Description
10/100/1000 Mb/s Pci Ethernet Network Interface Controller
Manufacturer
National Semiconductor Corporation
Datasheet
1.DP83820.pdf
(87 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
dp83820BVUW
Manufacturer:
ACUTE
Quantity:
75
Company:
Part Number:
dp83820BVUW
Manufacturer:
Texas Instruments
Quantity:
10 000
3.0 Functional Description
3.13.5.1 Receive Data Flow without Priority Queueing
With a bus mastering architecture, some number of buffers
and descriptors for received packets must be pre-allocated
when the DP83820 is initialized. The number allocated will
directly affect the system's tolerance to interrupt latency.
The more buffers that you pre-allocate, the longer the
system will survive an incoming burst without losing receive
packets, if receive descriptor processing is delayed or
preempted. The following describes the Receive data flow
without Priority Queueing:
1. Prior to packet reception, receive buffers must be
2. The address of the first descriptor in this list is then
described in a receive descriptor ring (or list, if
preferred). In each descriptor, the driver assigns
ownership to the hardware by clearing the OWN bit.
Receive descriptors may describe a single buffer.
written to the RXDP register. As packets arrive, they
are placed in available buffers. A single packet may
occupy one or more receive descriptors, as required
by the application.The device reads in the first
descriptor into the RxDescCache.
rxDescRefr
XferDone
XferDone
rxAdvance
link = NULL
rxDescWrite
CR:RXEN && CRDD
(descCnt == 0) && (rxPktBytes > 0)
(Continued)
Figure 3-19 Receive State Diagram
link != NULL
rxPktBytes == 0
rxIdle
30
If the receive buffer management state machine runs out of
descriptors while receiving a packet, data will buffer in the
receive FIFO. If the FIFO overflows, the driver will be
interrupted with an RxOVR error.
rxFifoBlock
3. As data arrives in the RxDataFIFO, the receive buffer
4. If end of packet was reached, the status in the
management state machine places the data in the
receive buffer described by the descriptor. This
continues until either the end of packet is reached, or
the descriptor byte count for this descriptor is
reached.
descriptor (in main memory) is updated by setting the
OWN bit and clearing the MORE bit, by updating the
receive status bits as indicated by the MAC, and by
updating the SIZE field. The status bits in cmdsts
are only valid in the last descriptor of a packet (with
the MORE bit clear). Also for the last descriptor of a
packet, the SIZE field will be updated to reflect the
actual amount of data written to the buffer (which
may be less the full buffer size allocated by the
descriptor).
XferDone && OWN
rxDescRead
CR:RXEN && !CRDD
XferDone && !OWN
FifoReady
XferDone
rxFragWrite
www.national.com