ez80l92 ZiLOG Semiconductor, ez80l92 Datasheet - Page 45

no-image

ez80l92

Manufacturer Part Number
ez80l92
Description
Ez80acclaim Flash Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ez80l92AZ020EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80l92AZ020EC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80l92AZ020EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80l92AZ020SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80l92AZ020SC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80l92AZ020SG
Manufacturer:
SYNERGY
Quantity:
5 000
Part Number:
ez80l92AZ050EG
Manufacturer:
ZILOG
Quantity:
445
Part Number:
ez80l92AZ050EG
Manufacturer:
ZiLOG
Quantity:
135
Part Number:
ez80l92AZ050SC
Manufacturer:
ST
Quantity:
12 000
Part Number:
ez80l92AZ050SG
Manufacturer:
Everlight
Quantity:
12 000
Table 6. GPIO Mode Selection
PS013014-0107
GPIO
Mode
1
2
3
4
5
6
7
8
9
Px_ALT2
Bits7:0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
GPIO Mode 1.
written to the Port x Data register (Px_DR) is located on the pin.
GPIO Mode 2.
tristated (high impedance). The value stored in the Port x Data register produces no effect.
As in all modes, a Read from the Port x Data register returns the pin’s value. GPIO Mode
2 is the default operating mode following a RESET.
GPIO Mode 3.
an internal pull-up to the supply voltage. To employ the GPIO pin in OPEN-DRAIN
mode, an external pull-up resistor must connect the pin to the supply voltage. Writing a 0
to the Port x Data register outputs a Low at the pin. Writing a 1 to the Port x Data register
results in high-impedance output.
GPIO Mode 4.
feature an internal pull-down to the supply ground. To employ the GPIO pin in OPEN-
SOURCE mode, an external pull-down resistor must connect the pin to the supply ground.
Px_ALT1
Bits7:0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
This port pin is configured as a standard digital output pin. The value
The port pin is configured as a standard digital input pin. The output is
The port pin is configured as open-drain I/O. The GPIO pins do not feature
The port pin is configured as open-source I/O. The GPIO pins do not
Px_DDR
Bits7:0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Bits7:0 Port Mode
Px_DR
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Output
Output
Input from pin
Input from pin
Open-Drain output
Open-Drain I/O
Open source I/O
Open source output
Reserved
Interrupt—dual edge triggered
Port B, C, or D—alternate function controls port I/O.
Port B, C, or D—alternate function controls port I/O.
Interrupt—active Low
Interrupt—active High
Interrupt—falling edge triggered
Interrupt—rising edge triggered
General-Purpose Input/Output
Product Specification
1
Output
0
1
High impedance
High impedance
0
High impedance
High impedance
High impedance
High impedance
High impedance
High impedance
High impedance
High impedance
eZ80L92 MCU
39

Related parts for ez80l92