CY28347 Cypress Semiconductor, CY28347 Datasheet - Page 6

no-image

CY28347

Manufacturer Part Number
CY28347
Description
Universal Single-chip Clock Solution
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY283470C
Manufacturer:
CY
Quantity:
22 762
Part Number:
CY28347ZC
Manufacturer:
CY
Quantity:
7 487
Document #: 38-07352 Rev. *C
Byte 2: PCI Clock Register (continued)
Byte 3: AGP/Peripheral Clocks Register
Byte 4: Peripheral Clocks Register
Table 7. Dial-a-Skew™ AGP(0:2)
Bit
Bit
Bit
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
@Pup
@Pup
@Pup
1
1
1
1
1
0
1
1
0
0
1
1
1
1
1
0
0
1
1
1
1
DASAG (1:0)
00
01
10
11
6,7,8
6,7,8
6,7,8
6,7,8
Pin#
Pin#
Pin#
17
15
14
12
11
21
20
21
20
21
56
56
7
6
1
1
DASAG1
DASAG0
DARAG1
DARAG0
24_48M
24_48M
24_48M
48MHz
Name
Name
Name
AGP1
AGP0
REF0
REF1
REF0
REF1
PCI5
PCI4
PCI3
PCI2
PCI1
48M
1 = output enabled (running). 0 = output disabled asynchronously
in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously
in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously
in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously
in a LOW state.
1 = output enabled (running). 0 = output disabled asynchronously
in a LOW state.
“0” = pin 21 output is 24 MHz. Writing a “1” into this register
asynchronously changes the frequency at pin 21 to 48 MHz.
1 = output enabled (running). 0 = output disabled asynchro-
nously in a LOW state.
1 = output enabled (running). 0 = output disabled asynchro-
nously in a LOW state.
Programming these bits allow shifting skew of the AGP(0:2)
signals relative to their default value. See Table 7.
Reserved, set = 1.
1 = output enabled (running). 0 = output disabled asynchro-
nously in a LOW state.
1 = output enabled (running). 0 = output disabled asynchro-
nously in a LOW state.
1 = strength x 1. 0= strength x 2
1 = strength x 1. 0= strength x 2
1 = strength x 1. 0= strength x 2
1 = strength x 1. 0= strength x 2
Programming these bits allow modifying the frequency ratio of
the AGP(2:0), PCI(6:1, F) clocks relative to the CPU clocks. See
Table 8.
1 = output enabled (running). 0 = output disabled asynchro-
nously in a LOW state.
1 = output enabled (running). 0 = output disabled asynchro-
nously in a LOW state. (K7 Mode only.)
1 = strength x 1. 0 = strength x 2
1 = strength x 1. 0 = strength x 2 (K7 Mode only)
AGP(0:2) Skew Shift
–280 ps
+280 ps
+480 ps
Description
Description
Default
Description
CY28347
Page 6 of 22

Related parts for CY28347