LM3S317-IQN20-A0T Luminary Micro, Inc., LM3S317-IQN20-A0T Datasheet - Page 217
LM3S317-IQN20-A0T
Manufacturer Part Number
LM3S317-IQN20-A0T
Description
Microcontroller
Manufacturer
Luminary Micro, Inc.
Datasheet
1.LM3S317-IQN20-A0T.pdf
(379 pages)
- Current page: 217 of 379
- Download datasheet (3Mb)
May 4, 2007
Reset
Reset
Type
Type
Bit/Field
31:4
ADC Overflow Status (ADCOSTAT)
Offset 0x010
3
2
1
0
RO
RO
31
15
0
0
Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010
This register indicates overflow conditions in the Sample Sequencer FIFOs. Once the overflow
condition has been handled by software, the condition can be cleared by writing a 1 to the
corresponding bit position.
RO
RO
30
14
0
0
reserved
Name
OV3
OV2
OV1
OV0
RO
RO
29
13
0
0
RO
RO
28
12
0
0
R/W1C
R/W1C
R/W1C
R/W1C
Type
RO
RO
RO
27
11
0
0
RO
RO
26
10
0
0
reserved
Reset
0
0
0
0
0
RO
RO
25
0
9
0
Preliminary
RO
RO
24
Description
Reserved bits return an indeterminate value, and should
never be changed.
This bit specifies that the FIFO for Sample Sequencer 3 has
hit an overflow condition where the FIFO is full and a write
was requested. When an overflow is detected, the most
recent write is dropped and this bit is set by hardware to
indicate the occurrence of dropped data. This bit is cleared by
writing a 1.
This bit specifies that the FIFO for Sample Sequencer 2 has
hit an overflow condition where the FIFO is full and a write
was requested. When an overflow is detected, the most
recent write is dropped and this bit is set by hardware to
indicate the occurrence of dropped data. This bit is cleared by
writing a 1.
This bit specifies that the FIFO for Sample Sequencer 1 has
hit an overflow condition where the FIFO is full and a write
was requested. When an overflow is detected, the most
recent write is dropped and this bit is set by hardware to
indicate the occurrence of dropped data. This bit is cleared by
writing a 1.
This bit specifies that the FIFO for Sample Sequencer 0 has
hit an overflow condition where the FIFO is full and a write
was requested. When an overflow is detected, the most
recent write is dropped and this bit is set by hardware to
indicate the occurrence of dropped data. This bit is cleared by
writing a 1.
0
8
0
reserved
RO
RO
23
0
7
0
RO
RO
22
0
6
0
RO
RO
21
0
5
0
RO
RO
20
0
4
0
R/W1C
OV3
RO
19
0
3
0
LM3S317 Data Sheet
R/W1C
OV2
RO
18
0
2
0
R/W1C
OV1
RO
17
0
1
0
R/W1C
OV0
RO
16
0
0
0
217
Related parts for LM3S317-IQN20-A0T
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Lm3s317 Arm Microcontroller
Manufacturer:
Luminary Micro, Inc
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet:
Part Number:
Description:
Microcontroller
Manufacturer:
Luminary Micro, Inc.
Datasheet: