AD6641 Analog Devices, AD6641 Datasheet - Page 20

no-image

AD6641

Manufacturer Part Number
AD6641
Description
250 MHz Bandwidth DPD Observation Receiver
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD6641BCPZ-500
Manufacturer:
ADI
Quantity:
241
Part Number:
AD6641BCPZ-500
Manufacturer:
AD
Quantity:
30
Part Number:
AD6641BCPZ-500
Manufacturer:
AD
Quantity:
10
Part Number:
AD6641BCPZ-500
Manufacturer:
ADI/亚德诺
Quantity:
20 000
SPI REGISTER MAP
Table 10. Memory Map Register
Addr.
(Hex)
Chip Configuration Registers
0x00
0x01
0x02
Transfer Register
0xFF
ADC Functions
0x08
0x0D
0x14
AD6641
Parameter Name
CHIP_PORT_CONFIG
CHIP_ID
CHIP_GRADE
DEVICE_UPDATE
Modes
TEST_IO
OUTPUT_MODE
Bit 7
(MSB)
0
0
0
0
00 = Pattern 1 only
(For user-defined
Bits[3:0] = 1000)
Pattern 1/0000
Pattern 2/0000
mode only, set
01 = toggle
10 = toggle
11 = toggle
Pattern 1/
Pattern 1/
Pattern 2
Bit 6
LSB
first
0
0
0
0
Bit 5
Soft
reset
0
Reset
PN23
gen:
1 = on
0 = off
(default)
10 = 500 MSPS
Speed grade:
8-bit chip ID, Bits[7:0] = 0xA0
[7:1] = 0000000
Rev. 0 | Page 20 of 28
Bit 4
1
0
Reset
PN9
gen: 1 =
on
0 = off
(default)
Output
disable:
0 =
enable
(default)
1 =
disable
Bit 3
1
X
0
0 =
CMOS:
1 =
LVDS
(default)
1
(format determined by OUTPUT_MODE)
0111 = one/zero word toggle
0100 = checkerboard output
0101 = PN23 sequence
Bit 2
Soft
reset
X
Output
invert:
1 = on
0 = off
(default)
0001 = midscale short
000 = normal (power-up, default)
1000 = user defined
1
0000 = off (default)
Output test mode:
0010 = +FS short
0011 = −FS short
Internal power-down mode:
1001 = unused
1010 = unused
1011 = unused
1100 = unused
0110 = PN9
001 = full power-down
011 = reserved
010 = standby
Bit 1
LSB first
X
1
X
Data format select:
00 = offset binary
10 = Gray code
11 = reserved
complement
01 = twos
(default)
Bit 0
(LSB)
0
X
SW
transfer
1
X
Default
Value
(Hex)
Read
only
Read
only
0x00
0x00
0x00
0x08
0x18
Default
Notes/
Comments
The nibbles
should be
mirrored by
the user so
that LSB or
MSB first
mode
registers
correctly,
regardless of
shift mode.
Default is
unique chip
ID, different
for each
device. This is
a read-only
register.
Child ID
used to
differentiate
graded
devices.
Synchro-
nously
transfers data
from the
master shift
register to the
slave.
Determines
various
generic
modes of chip
operation.
When set, the
test data is
placed on the
output pins in
place of
normal data.
Set pattern
values:
Pattern 1:
Reg 0x19,
Reg 0x1A
Pattern 2:
Reg 0x1B
Reg 0x1C.

Related parts for AD6641