WM8753 Wolfson Microelectronics plc, WM8753 Datasheet - Page 66
WM8753
Manufacturer Part Number
WM8753
Description
HI FI AND TELEPHONY DUAL CODEC
Manufacturer
Wolfson Microelectronics plc
Datasheet
1.WM8753.pdf
(87 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
WM8753
Manufacturer:
WM
Quantity:
20 000
Part Number:
WM8753G
Manufacturer:
WM
Quantity:
20 000
Company:
Part Number:
WM8753LGEB
Manufacturer:
TOSHIBA
Quantity:
3 000
Part Number:
WM8753LGEB/RV
Manufacturer:
WOLFSON
Quantity:
20 000
Part Number:
WM8753LGEFL/RV
Manufacturer:
WOLFSON
Quantity:
20 000
Advanced Information
w
Table 62 PLL and Clocking Control
The PLL frequency ratio R = f
Figure 26 ) can be set using K and N:
N = int R
K = int (2
Example:
mclk=12MHz, required clock = 12.288MHz.
R should be chosen to ensure 5 < N < 13. There is a divide by 4 and a selectable divide by 2 after the
PLL which should be set to meet this requirement. Enabling the divide by 2 sets the required f
12.288MHz = 98.304MHz.
R = 98.304 / 12 = 8.192
N = int R = 8
k = int ( 2
R53 (35h)
PLL1
Control (1)
R57 (39h)
PLL2
Control (1)
22
22
(R-N))
x (8.192 – 8)) = 805306 = C49BAh
5
4
3
2
1
0
5
4
3
2
1
0
2
/f
1
MCLK1DIV2
MCLK2DIV2
(see
CLK1DIV2
CLK2DIV2
PLL1DIV2
PLL2DIV2
CLK1SEL
CLK2SEL
PLL1RB
PLL1EN
PLL2RB
PLL2EN
0
0
0
0
1
0
0
0
0
0
1
0
CLKOUT1 select
0 : from MCLK pin
1 : from PLL1
CLKOUT1 Divide by 2
0 : Divide by 2 disabled
1 : Divide by 2 enabled
MCLK Divide by 2
0 : Divide by 2 disabled
1 : Divide by 2 enabled
PLL1 Output Divide by 2
0 : Divide disabled
1 : Divide enabled
PLL1 reset
0 : PLL reset
1 : PLL active
PLL 1 Enable
0 : Disabled
1 : Enabled
CLKOUT2 select
0 : from MCLK pin
1 : from PLL2
CLKOUT1 Divide by 2
0 : Divide by 2 disabled
1 : Divide by 2 enabled
MCLK Divide by 2
0 : Divide by 2 disabled
1 : Divide by 2 enabled
PLL2 Output Divide by 2
0 : Divide disabled
1 : Divide enabled
PLL2 reset
0 : PLL reset
1 : PLL active
PLL2 Enable
0 : Disabled
1 : Enabled
AI Rev 3.1 June 2004
WM8753L
2
= 8 x
66