HFC-S Cologne Chip AG, HFC-S Datasheet - Page 40

• Manufacturer Part Number: HFC-S
• Description: Isdn S/t HDLC Basic Rate Controller
• Manufacturer: Cologne Chip AG

6
6.1
Timing Diagram 1: ISA-PC bus or processor access
*)
March 1997
SYMBOL
t
t
t
t
t
t
t
t
t
t
t
t
t
RDD
RDDH
SA
SAH
RD
WR
WRDSU
WRDH
RDY
RDYH
BUSRD
BUSRDH
NOACC
only in processor mode
*)
Timing characteristics
ISA-PC bus or processor access
/IOR Low to Read Data Out Time
/IOR High to Data Buffer Turn Off Time
Address to /IOR or /IOW Low Setup Time
Address Hold Time after /IOR or /IOW High
Read Time
Write Time
Write Data Setup Time to /IOW Low
Write Data Hold Time from /IOW High
Delay Time from /IOR or /IOW Low to IOCHRDY Low
Delay Time from /IOR Low or /IOW High to IOCHRDY High
Delay Time from /IOR Low to BUSDIR Low
Delay Time from /IOR High to BUSDIR High
Time no access is possible
CHARACTERISTICS
2 x t
2 x t
4 x t
MIN.
20ns
20ns
10ns
3ns
2ns
5ns
3ns
3ns
3ns
2ns
CLK
CLK
CLK
MAX.
25ns
15ns
30ns
30ns
25ns
15ns
40 of 57
HFC-S
–
–
–
–