MSC8144 Freescale Semiconductor, MSC8144 Datasheet - Page 38

no-image

MSC8144

Manufacturer Part Number
MSC8144
Description
Quad Core Digital Signal Processor
Manufacturer
Freescale Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSC8144EVT1000B
Manufacturer:
KEMET
Quantity:
10 001
Part Number:
MSC8144SVT1000A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144SVT800A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144SVT800A
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MSC8144TVT1000A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144TVT800A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144VT1000A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8144VT800
Manufacturer:
FREESCAL
Quantity:
784
Part Number:
MSC8144VT800A
Manufacturer:
FREESCAL
Quantity:
600
Part Number:
MSC8144VT800A
Manufacturer:
FREESCAL
Quantity:
852
Part Number:
MSC8144VT800A
Manufacturer:
飞思卡尔FREESCALE
Quantity:
20 000
Part Number:
MSC8144VT800B
Manufacturer:
MOTOROLA
Quantity:
453
Electrical Characteristics
2.7.3.1
Asserting
V
2.7.3.2
The MSC8144 has two mechanisms for writing the reset configuration:
Twenty-three signals (see Section 1 for signal description details) are sampled during the power-on reset sequence to define the
Reset Word Configuration Source and operating conditions:
The
and is also sampled during power-on reset sequence for RCW loading from an I
2.7.3.3 Reset Timing Tables
Table 24 and Figure 8 describe the reset timing for a reset configuration.
38
Note:
DD
No.
1
2
3
RCFG_CLKIN_RNG
and
V
Through the I
Through external pins
Through internal hard coded
RCW_SRC[2–0]
RC[16–0]
Required external PORESET duration minimum
Delay from de-assertion of external PORESET to HRESET deassertion for
external pins and hard coded RCW
Delay from de-assertion of external PORESET to HRESET deassertion for
loading RCW the I
Delay from HRESET deassertion to SRESET deassertion
Timings are not tested, but are guaranteed by design.
PORESET
DDIO
25 MHz <= CLKIN < 44 MHz
44 MHz <= CLKIN < 66 MHz
66 MHz <= CLKIN < 100 MHz
100 MHz <= CLKIN < 133 MHz
25 MHz <= CLKIN < 66 MHz
66 MHz <= CLKIN <= 133 MHz
25 MHz <= CLKIN < 44 MHz
44 MHz <= CLKIN < 66 MHz
66 MHz <= CLKIN < 100 MHz
100 MHz <= CLKIN < 133 MHz
REFCLK = 25 MHz to 133 MHz
are both at their nominal levels.
Power-On Reset (PORESET) Pin
Reset Configuration
initiates the power-on reset flow.
2
C port
pin must be valid during power-on or hard reset sequence. The
2
C interface
MSC8144 Quad Core Digital Signal Processor Data Sheet, Rev. 1
Table 24. Timing for a Reset Configuration Write
Characteristics
PORESET
must be asserted externally for at least 32
2
C EEPROM.
107435/CLKIN
124208/CLKIN
157880/CLKIN
Expression
15369/CLKIN
34825/CLKIN
92545/CLKIN
32/CLKIN
16/CLKIN
STOP_BS
pin must be always valid
Freescale Semiconductor
Max
1280
3702
2441
1882
1579
728
485
320
615
528
640
CLKIN
2103
1627
1242
1187
Min
727
484
320
241
233
262
120
cycles after
Unit
ns
ns
ns
ns
μs
μs
μs
μs
μs
μs
ns

Related parts for MSC8144