N25Q128 Numonyx, N25Q128 Datasheet - Page 21
N25Q128
Manufacturer Part Number
N25Q128
Description
128-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase On Boot Sectors, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet
1.N25Q128.pdf
(180 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
N25Q128A11B1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
N25Q128A11B1241F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
N25Q128A11BSF40F
Manufacturer:
MICRON
Quantity:
1 200
Company:
Part Number:
N25Q128A11BSF40G
Manufacturer:
LT
Quantity:
726
Company:
Part Number:
N25Q128A11E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
N25Q128A11E1240E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11E1241E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
N25Q128A11EF740E
Manufacturer:
SAMSUNG
Quantity:
560
Company:
Part Number:
N25Q128A11EF740F
Manufacturer:
TI
Quantity:
101
Company:
Part Number:
N25Q128A11EF840E
Manufacturer:
DIODES
Quantity:
3 000
Part Number:
N25Q128A11EF840E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40F
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40G
Manufacturer:
MIRON
Quantity:
20 000
4
4.1
4.2
Note:
SPI Protocols
The N25Q128 memory can work with 3 different Serial protocols:
It is possible to choose among the three protocols by means of user volatile or non-volatile
configuration bits.It's not possible to mix Extended SPI, DIO-SPI, and QIO-SPI protocols.
The device can operate in XIP mode in all 3 protocols.
Extended SPI protocol
This is an extension of the standard (legacy) SPI protocol. Instructions are transmitted on a
single data line (DQ0), while addresses and data are transmitted by one, two or four data
lines (DQ0, DQ1, W/VPP(DQ2) and HOLD / (DQ3) according to the instruction.
When used in the Extended SPI protocol, these devices can be driven by a micro controller
in either of the two following modes:
Please refer to the SPI modes for a detailed description of these two modes
Dual I/O SPI (DIO-SPI) protocol
Dual I/O SPI (DIO-SPI) protocol: instructions, addresses and I/O data are always
transmitted on two data lines (DQ0 and DQ1).
Also when in DIO-SPI mode, the device can be driven by a micro controller in either of the
two following modes:
Please refer to the SPI modes for a detailed description of these two modes.
Extended SPI protocol Dual I/O instructions allow only address and data to be transmitted
over two data lines. However, DIO-SPI allows instructions, addresses, and data to be
transmitted on two data lines.
This mode can be set using two ways
Extended SPI protocol.
Dual I/O SPI (DIO-SPI) protocol.
Quad I/O SPI (QIO-SPI) protocol.
CPOL=0, CPHA=0
CPOL=1, CPHA=1
CPOL= 0, CPHA= 0
CPOL= 1, CPHA= 1
Volatile: by setting bit 6 of the VECR to 0. The device enters DIO-SPI protocol
immediately after the Write Enhanced Volatile Configuration Register sequence
completes. The device returns to the default working mode (defined by NVCR) on
power on.
Default/ Non-Volatile: This is default mode on power-up. By setting bit 2 of the NVCR
to 0. The device enters DIO-SPI protocol on the subsequent power-on. After all
subsequent power-on sequences, the device still starts in DIO-SPI protocol unless bit 2
of NVCR is set to 1 (default value, corresponding to Extended SPI protocol) or bit 3 of
NVCR is set to 0 (corresponding to QIO-SPI protocol).
21/180