S1D13700F01 Epson Electronics America, Inc., S1D13700F01 Datasheet - Page 37

• Manufacturer Part Number: S1D13700F01
• Description: Embedded Memory Graphics Lcd Controller
• Manufacturer: Epson Electronics America, Inc.

Epson Research and Development
Vancouver Design Center
7.4 Power Save Mode/Display Enable Timing
1. Ts
2. Power Save Mode is controlled by the Power Save Mode Enable bit, REG[08h] bit 0.
3. Display On/Off is controlled by the Display Enable bit, REG[09h] bit 0.
Hardware Functional Specification
Issue Date: 2005/12/13
Symbol
t1a
t1b
t1c
t2
*LCD Signals include: FPDAT[3:0], FPSHIFT, FPLINE, FPFRAME, MOD, and XECL.
LCD Signals*
YDIS falling edge delay for Power Save Mode
Enable in Indirect Mode (see Note 2)
YDIS falling edge delay for Display Off in Indirect
Mode (58h)
YDIS falling edge delay for Display Off in Direct
Mode (see Note 3)
YDIS rising edge delay for Display On (see Note 3)
= System Clock Period
YSCL
WR#
YDIS
Note
When using an external crystal with the internal oscillator, a delay is required after exit-
ing power save mode for system stabilization. For further information, refer to Section
7.2, “Reset Timing” on page 25.
Parameter
Figure 7-10 Power Save Mode/Display Enable Timing
Table 7-8 Power Save Mode/Display Enable Timing
Display On
t1
Display Off or Power Save Mode Enabled
Revision 4.05
Min.
⎯
⎯
⎯
⎯
3.0 Volt
1Ts + 10
2Ts + 10
2Ts + 10
Max.
2
t2
Display On
Min.
⎯
⎯
⎯
⎯
5.0 Volt
1Ts + 10
2Ts + 10
2Ts + 10
Max.
2
X42A-A-002-04
S1D13700F01
Frames
Units
Page 37
ns
ns
ns