S1D13700F01 Epson Electronics America, Inc., S1D13700F01 Datasheet - Page 21

• Manufacturer Part Number: S1D13700F01
• Description: Embedded Memory Graphics Lcd Controller
• Manufacturer: Epson Electronics America, Inc.

Epson Research and Development
Vancouver Design Center
5.4 Host Bus Interface Pin Mapping
Hardware Functional Specification
Issue Date: 2005/12/13
Pin Name
CNF[1:0]
RESET#
A[15:1]
WAIT#
D[7:0]
CNF4
CNF3
CNF2
WR#
RD#
CS#
AS#
A0
Note
Connected to
Connected to
Connected to
Connected to
See Note
HIOVDD
RESET#
CNF[1:0] are used to configure the FPSHIFT cycle time and must be set according to
the requirements of the specific implementation.
Generic
WAIT# or Unconnected
A[15:1]
Direct
D[7:0]
WR#
CS#
RD#
VSS
VSS
VSS
A0
Table 5-7: Host Interface Pin Mapping
Connected to
Connected to
Connected to
Connected to
Connected to
See Note
HIOVDD
RESET#
HIOVDD
Generic
Indirect
D[7:0]
WR#
VSS
CS#
RD#
VSS
VSS
A0
Revision 4.05
Connected to
Connected to
Connected to
DTACK# or Unconnected
See Note
RD/WR#
RESET#
HIOVDD
HIOVDD
External
Decode
MC68K
A[15:1]
Direct
D[7:0]
LDS#
VSS
AS#
A0
Connected to
Connected to
Connected to
Connected to
See Note
RD/WR#
RESET#
HIOVDD
HIOVDD
HIOVDD
Indirect
External
Decode
MC68K
D[7:0]
LDS#
VSS
AS#
A0
M6800 Direct
supported
Not
Connected to
Connected to
Unconnected
Connected to
Connected to
Connected to
See Note
HIOVDD
RESET#
HIOVDD
HIOVDD
Indirect
External
Decode
M6800
D[7:0]
R/W#
VSS
VSS
A0
E
X42A-A-002-04
S1D13700F01
Page 21