FDMS3624S Fairchild Semiconductor, FDMS3624S Datasheet

no-image

FDMS3624S

Manufacturer Part Number
FDMS3624S
Description
This device includes two specialized N-Channel MOSFETs in a dual PQFN package
Manufacturer
Fairchild Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FDMS3624S
Manufacturer:
ON/安森美
Quantity:
20 000
Company:
Part Number:
FDMS3624S
Quantity:
20
FDMS3624S Rev.C2
©2011 Fairchild Semiconductor Corporation
MOSFET Maximum Ratings
Thermal Characteristics
Package Marking and Ordering Information
FDMS3624S
PowerTrench
25V Asymmetric Dual N-Channel MOSFET
Features
Q1: N-Channel
Q2: N-Channel
V
V
I
E
P
T
R
R
R
D
DS
GS
AS
D
J
θJA
θJA
θJC
Max r
Max r
Max r
Max r
Low inductance packaging shortens rise/fall times, resulting in
lower switching losses
MOSFET integration enables optimum layout for lower circuit
inductance and reduced switch node ringing
RoHS Compliant
, T
Symbol
Device Marking
STG
DS(on)
DS(on)
DS(on)
DS(on)
08OD
07OD
= 5.0 mΩ at V
= 5.7 mΩ at V
= 1.8 mΩ at V
= 2.2 mΩ at V
Top
Drain to Source Voltage
Gate to Source Voltage
Drain Current
Single Pulse Avalanche Energy
Power Dissipation for Single Operation
Power Dissipation for Single Operation
Operating and Storage Junction Temperature Range
Thermal Resistance, Junction to Ambient
Thermal Resistance, Junction to Ambient
Thermal Resistance, Junction to Case
®
Power Stage
GS
GS
GS
GS
FDMS3624S
= 10 V, I
= 4.5 V, I
= 10 V, I
= 4.5 V, I
-Continuous
-Continuous (Package limited)
-Pulsed
Device
Pin 1
Power 56
D
D
D
D
= 17.5 A
= 30 A
= 16 A
= 27 A
T
A
= 25 °C unless otherwise noted
G2
Parameter
S2
S2
Pin 1
Power 56
Package
S2
PHASE
(S1/D2)
Bottom
G1
1
D1
General Description
This device includes two specialized N-Channel MOSFETs in a
dual PQFN package. The switch node has been internally
connected to enable easy placement and routing of synchronous
buck converters. The control MOSFET (Q1) and synchronous
SyncFET (Q2) have been designed to provide optimal power
efficiency.
Applications
D1
Computing
Communications
General Purpose Point of Load
Notebook VCORE
D1
D1
Reel Size
13 ”
T
T
T
T
C
A
A
A
(Note 4)
(Note 3)
= 25 °C
= 25 °C
= 25 °C
= 25 °C
Tape Width
17.5
125
2.2
1.0
57
±12
12 mm
3.0
Q1
25
30
70
29
1a
1a
1c
1c
-55 to +150
1a
120
2.5
1.0
30
50
±12
120
Q2
2.2
25
60
86
December 2011
1b
1b
1b
1d
www.fairchildsemi.com
1d
3000 units
Quantity
Units
°C/W
mJ
°C
W
V
V
A

Related parts for FDMS3624S

FDMS3624S Summary of contents

Page 1

... Package Marking and Ordering Information Device Marking Device 08OD FDMS3624S 07OD ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev.C2 General Description This device includes two specialized N-Channel MOSFETs 17.5 A dual PQFN package. The switch node has been internally connected to enable easy placement and routing of synchronous D buck converters ...

Page 2

... Q Total Gate Charge g Q Total Gate Charge g Q Gate to Source Gate Charge gs Q Gate to Drain “Miller” Charge gd ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev. °C unless otherwise noted J Test Conditions = 250 μ mA 250 μ ...

Page 3

... based on starting N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied. ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev. °C unless otherwise noted J Test Conditions 17 ...

Page 4

... DUTY CYCLE = 0.5% MAX 150 0.5 1.0 1 GATE TO SOURCE VOLTAGE (V) GS Figure 5. Transfer Characteristics ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev. 25°C unless otherwise noted J μ s 0.9 1.2 1 100 125 150 - 0.01 0.001 2 ...

Page 5

... MAX RATED 125 C/W θ 0.01 0.01 0 DRAIN to SOURCE VOLTAGE (V) DS Figure 11. Forward Bias Safe Operating Area ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev. 25°C unless otherwise noted J 2000 1000 100 ...

Page 6

... Typical Characteristics (Q1 N-Channel) 2 DUTY CYCLE-DESCENDING ORDER 0.5 0.2 0.1 0.05 0.1 0.02 0.01 0.01 0.001 - Figure 13. ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev. 25°C unless otherwise noted J SINGLE PULSE 125 C/W θ JA (Note 1b RECTANGULAR PULSE DURATION (sec) Junction-to-Ambient Transient Thermal Response Curve ...

Page 7

... 125 1.0 1.5 2 GATE TO SOURCE VOLTAGE (V) GS Figure 18. Transfer Characteristics ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev. °C unless otherwise noted J μ s 0.9 1.2 1.5 Figure 15. Normalized on-Resistance vs Drain 50 75 100 125 150 200 100 ...

Page 8

... MAX RATED J 0 120 C/W θ 0.01 0.01 0 DRAIN to SOURCE VOLTAGE (V) DS Figure 24. Forward Bias Safe Operating Area ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev. 25°C unless otherwise noted J 10000 1000 100 100 ...

Page 9

... Typical Characteristics (Q2 N-Channel) 2 DUTY CYCLE-DESCENDING ORDER 0.5 0.2 0.1 0.1 0.05 0.02 0.01 0.01 0.001 0.0001 - Figure 26. Junction-to-Ambient Transient Thermal Response Curve ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev. °C unless otherwise noted J SINGLE PULSE 120 C/W θ JA (Note 1b RECTANGULAR PULSE DURATION (sec ...

Page 10

... TIME (ns) Figure 27. FDMS3624S SyncFET body diode reverse recovery characteristic ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev.C2 (continued) Schottky barrier diodes exhibit significant leakage at high tem- perature and high reverse voltage. This will increase the power in the device ...

Page 11

... Dimensional Outline and Pad Layout 0. PKG L C PIN #1 IDENT MAY 1 A PPEAR AS OPTIONAL 0.58 0.38 0.35 6X 3.90 3.70 0.58 8 0.38 0.44 0.24 BOTTO M VIEW 0.10 C 0.08 C 1.10 0.90 ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev.C2 5.10 4.90 A PKG 0.63 6.10 5.90 2.15 4.16 2.13 0. VIEW 0.63 SEE DETAIL A RECOM MENDE D LAND PATTERN SIDE VIEW 0. 3.00 0.70 0.05 C 2.80 0.50 1. ...

Page 12

... Definition of Terms Datasheet Identification Product Status Advance Information Formative / In Design Preliminary First Production No Identification Needed Full Production Obsolete Not In Production ©2011 Fairchild Semiconductor Corporation FDMS3624S Rev.C2 ® tm ® PowerTrench SM PowerXS™ Programmable Active Droop™ ® QFET QS™ Quiet Series™ ...

Related keywords