CS8420-CSZ Cirrus Logic Inc, CS8420-CSZ Datasheet - Page 54

IC SAMPLE RATE CONVERTER 28SOIC

CS8420-CSZ

Manufacturer Part Number
CS8420-CSZ
Description
IC SAMPLE RATE CONVERTER 28SOIC
Manufacturer
Cirrus Logic Inc
Type
Sample Rate Converterr
Datasheets

Specifications of CS8420-CSZ

Package / Case
28-SOIC
Applications
CD-R, DAT, DVD, MD, VTR
Mounting Type
Surface Mount
Operating Supply Voltage
5 V
Operating Temperature Range
- 10 C to + 70 C
Mounting Style
SMD/SMT
Resolution
17 bit to 24 bit
Control Interface
3 Wire, Serial
Supply Voltage Range
4.75V To 5.25V
Audio Ic Case Style
SOIC
No. Of Pins
28
Bandwidth
20kHz
Rohs Compliant
Yes
Audio Control Type
Volume
Dc
0841
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1782 - EVALUATION BOARD FOR CS8420
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1125-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
319
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
9 908
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8420-CSZ/D1
Manufacturer:
CIRRUS
Quantity:
378
Part Number:
CS8420-CSZR
Manufacturer:
NICHICON
Quantity:
4 200
14.3.1 Pin Description - Hardware Mode 2
Overall Device Control:
DFC0, DFC1 - Data Flow Control Inputs
S/AES - Serial Audio or AES3 Input Select
SFMT0, SFMT1 - Serial Audio Port Data Format Select Inputs
OMCK - Output Section Master Clock Input
Audio Input Interface:
SDIN - Serial Audio Input Port Data Input
ISCLK - Serial Audio Input Port Bit Clock Input or Output
ILRCK - Serial Audio Input Port Left/Right Clock Input or Output
RMCK - Input Section Recovered Master Clock Output
LOCK - PLL Lock Indicator Output
54
DFC0 and DFC1 inputs determine the major data flow options available in hardware mode, according to
Table 3.
S/AES is connected to VD+ in hardware mode 2, in order to select the serial audio input.
SFMT0 and SFMT1 select the serial audio input and output ports’ format. See Table 8.
Output section master clock input. The frequency must be 256x the output sample rate (Fso).
Audio data serial input pin.
Serial bit clock for audio data on the SDIN pin.
Word rate clock for the audio data on the SDIN pin. The frequency will be at the input sample rate (Fsi)
Input section recovered master clock output. Will be at a frequency of 256x the input sample rate (Fsi).
LOCK low indicates that the PLL is locked. This is also a start-up option pin, and requires a pull-up or
pull-down resistor.
CS8420
DS245PP2

Related parts for CS8420-CSZ