AD9239 Analog Devices, AD9239 Datasheet - Page 21

• Manufacturer Part Number: AD9239
• Description: Quad, 12-Bit, 170 MSPS/210 MSPS/250 MSPS Serial Output 1.8 V ADC
• Manufacturer: Analog Devices

Specifications of AD9239

• Resolution (bits): 12bit
• # Chan: 4
• Sample Rate: 250MSPS
• Interface: Ser
• Analog Input Type: Diff-Uni,SE-Uni
• Ain Range: 1.25 V p-p
• Adc Architecture: Pipelined
• Pkg Type: CSP

CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9239 sample clock inputs
(CLK+ and CLK−) should be clocked with a differential signal.
This signal is typically ac-coupled to the CLK+ and CLK− pins
via a transformer or capacitors. These pins are biased internally
to 1.2 V and require no additional biasing.
Figure 52 shows a preferred method for clocking the AD9239. The
low jitter clock source is converted from a single-ended signal
to a differential signal using an RF transformer. The back-to-
back Schottky diodes across the secondary transformer limit
clock excursions into the AD9239 to approximately 0.8 V p-p
differential. This helps prevent the large voltage swings of the
clock from feeding through to other portions of the AD9239,
and it preserves the fast rise and fall times of the signal, which
are critical to low jitter performance.
Another option is to ac-couple a differential PECL signal to the
sample clock input pins as shown in Figure 53. The AD9510/
AD9511/AD9512/AD9513/AD9514/AD9515/AD9516/AD9518
family of clock drivers offers excellent jitter performance.
In some applications, it is acceptable to drive the sample clock
inputs with a single-ended CMOS signal. In such applications,
CLK+ should be driven directly from a CMOS gate, and the
CLK− pin should be bypassed to ground with a 0.1 μF capacitor
in parallel with a 39 kΩ resistor (see Figure 55). Although the
CLK+
CLK+
CLK–
CLK–
CLK+
50Ω*
*50Ω RESISTORS ARE OPTIONAL.
50Ω*
*50Ω RESISTORS ARE OPTIONAL.
Figure 52. Transformer-Coupled Differential Clock
50Ω
0.1µF
0.1µF
50Ω*
0.1µF
0.1µF
50Ω*
0.1µF
Figure 54. Differential LVDS Sample Clock
Figure 53. Differential PECL Sample Clock
ADT1-1WT, 1:1Z
Mini-Circuits ®
CLK
CLK
CLK
CLK
PECL DRIVER
LVDS DRIVER
0.1µF
XFMR
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515/
AD9516/AD9518
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515/
AD9516/AD9518
240Ω
0.1µF
0.1µF
SCHOTTKY
HSM2812
DIODES:
240Ω
100Ω
100Ω
0.1µF
0.1µF
0.1µF
0.1µF
CLK+
CLK–
AD9239
CLK+
CLK–
CLK+
CLK–
ADC
AD9239
AD9239
ADC
ADC
Rev. B | Page 21 of 40
CLK+ input circuit supply is AVDD (1.8 V), this input is
designed to withstand input voltages of up to 3.3 V and
therefore offers several selections for the drive logic voltage.
Clock Duty Cycle Considerations
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals. As a result, these ADCs may
be sensitive to the clock duty cycle. Commonly, a 5% tolerance
is required on the clock duty cycle to maintain dynamic perfor-
mance characteristics.
The AD9239 contains a duty cycle stabilizer (DCS) that retimes
the nonsampling edge, providing an internal clock signal with a
nominal 50% duty cycle. This allows a wide range of clock input
duty cycles without affecting the performance of the AD9239.
When the DCS is on (default), noise and distortion performance
are nearly flat for a wide range of duty cycles. However, some
applications may require the DCS function to be off. If so, keep
in mind that the dynamic range performance may be affected
when operated in this mode. See the Memory Map section for
more details on using this feature.
Jitter in the rising edge of the input is an important concern,
and it is not reduced by the internal stabilization circuit. The
duty cycle control loop does not function for clock rates of less
than 50 MHz nominal. It is not recommended that this ADC
clock be dynamic in nature. Moving the clock around dynamically
requires long wait times for the back end serial capture to retime
and resynchronize to the receiving logic. This long time constant
far exceeds the time it takes for the DCS and PLL to lock and
stabilize. Only in rare applications would it be necessary to disable
the DCS circuitry of Register 9 (see Table 15). Keeping the DCS
circuit enabled is recommended to maximize ac performance.
CLK+
CLK+
*50Ω RESISTOR IS OPTIONAL.
50Ω*
*50Ω RESISTOR IS OPTIONAL.
50Ω*
0.1µF
0.1µF
Figure 55. Single-Ended 1.8 V CMOS Sample Clock
Figure 56. Single-Ended 3.3 V CMOS Sample Clock
0.1µF
0.1µF
CLK
CLK
CLK
CLK
CMOS DRIVER
CMOS DRIVER
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515/
AD9516/AD9518
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515/
AD9516/AD9518
0.1µF
OPTIONAL
OPTIONAL
100Ω
100Ω
39kΩ
0.1µF
0.1µF
0.1µF
CLK+
CLK–
CLK+
CLK–
AD9239
AD9239
AD9239
ADC
ADC