AT89C51CC03 Atmel Corporation, AT89C51CC03 Datasheet - Page 62

no-image

AT89C51CC03

Manufacturer Part Number
AT89C51CC03
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51CC03

Flash (kbytes)
64 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
37
Spi
1
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
2.25
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51CC03C-7CTIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03C-IM
Manufacturer:
AT
Quantity:
17
Part Number:
AT89C51CC03C-RDRIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03C-RLRIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03C-RLTIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03C-S3RIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03CA-IM
Manufacturer:
TI
Quantity:
18
Part Number:
AT89C51CC03CA-JM
Manufacturer:
ATEML
Quantity:
42
Part Number:
AT89C51CC03CA-RDTUM
Manufacturer:
COSMO
Quantity:
6 000
Part Number:
AT89C51CC03CA-RLTUM
Manufacturer:
ADI
Quantity:
141
Figure 31. Serial I/O Port Block Diagram
Figure 32. Framing Error Block Diagram
62
Framing Error Detection
Serial I/O Port
AT89C51CC03
TXD
RXD
The AT89C51CC03 I/O serial port is compatible with the I/O serial port in the 80C52.
It provides both synchronous and asynchronous communication modes. It operates as a
Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes
(Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously
and at different baud rates
Serial I/O port includes the following enhancements:
Framing bit error detection is provided for the three asynchronous modes. To enable the
framing bit error detection feature, set SMOD0 bit in PCON register.
When this feature is enabled, the receiver checks each incoming data frame for a valid
stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous
transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in
SCON register bit is set.
The software may examine the FE bit after each reception to check for data errors.
Once set, only software or a reset clears the FE bit. Subsequently received frames with
SM0/FE
SMOD
Framing error detection
Automatic address recognition
Transmitter
SMOD0
SBUF
SM1
SM2
-
Mode 0 Transmit
IB Bus
Write SBUF
SCON reg
RI
REN
Set FE bit if stop bit is 0 (framing error)
SM0 to UART mode control
POF
To UART framing error control
TI
TB8
GF1
RB8
GF0
Shift register
Receive
Receiver
SBUF
PD
TI
IDL
RI
Load SBUF
Read SBUF
Serial Port
Interrupt
Request
4182O–CAN–09/08

Related parts for AT89C51CC03