AT89C51CC03 Atmel Corporation, AT89C51CC03 Datasheet - Page 53

no-image

AT89C51CC03

Manufacturer Part Number
AT89C51CC03
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51CC03

Flash (kbytes)
64 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
37
Spi
1
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
2.25
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51CC03C-7CTIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03C-IM
Manufacturer:
AT
Quantity:
17
Part Number:
AT89C51CC03C-RDRIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03C-RLRIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03C-RLTIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03C-S3RIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC03CA-IM
Manufacturer:
TI
Quantity:
18
Part Number:
AT89C51CC03CA-JM
Manufacturer:
ATEML
Quantity:
42
Part Number:
AT89C51CC03CA-RDTUM
Manufacturer:
COSMO
Quantity:
6 000
Part Number:
AT89C51CC03CA-RLTUM
Manufacturer:
ADI
Quantity:
141
Power Down Request
Reading the Flash Spaces
User
Extra Row
Hardware Security Byte
Flash Protection from Parallel
Programming
4182O–CAN–09/08
Before entering in Power Down (Set bit PD in PCON register) the user should check that
no write sequence is in progress (check BUSY=0), then check that the column latches
are reset (FLOAD=0 in FSTA register. Launch a reset column latches to clear FLOAD if
necessary.
The following procedure is used to read the User space:
Note:
The following procedure is used to read the Extra Row space and is summarized in
Figure 28:
The following procedure is used to read the Hardware
summarized in Figure 28:
Figure 28. Clear FCON to unmap the Hardware Security Byte.Reading Procedure
The three lock bits in Hardware Security Byte (see "In-System Programming" section)
are programmed according to Table 17 provide different level of protection for the on-
chip code and data located in FM0 and FM1.
The only way to write this bits are the parallel mode. They are set by default to level 4
Read one byte in Accumulator by executing MOVC A,@A+DPTR with
A+DPTR=read@.
Map the Extra Row space by writing 02h in FCON register.
Read one byte in Accumulator by executing MOVC A,@A+DPTR with A = 0 and
DPTR = FF80h to FFFFh.
Clear FCON to unmap the Extra Row.
Map the Hardware Security space by writing 04h in FCON register.
Read the byte in Accumulator by executing MOVC A,@A+DPTR with A = 0 and
DPTR = 0000h.
FCON is supposed to be reset when not needed.
Exec: MOVC A, @A+DPTR
Flash Spaces Reading
Flash Spaces Mapping
FCON= 00000xx0b
DPTR= Address
FCON = 00h
Clear Mode
Data Read
ACC= 0
AT89C51CC03
Security
space and is
53

Related parts for AT89C51CC03