AT89C51CC03 Atmel Corporation, AT89C51CC03 Datasheet - Page 115
AT89C51CC03
Manufacturer Part Number
AT89C51CC03
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C51CC03.pdf
(7 pages)
2.AT89C51CC03.pdf
(198 pages)
3.AT89C51CC03.pdf
(32 pages)
4.AT89C51CC03.pdf
(27 pages)
Specifications of AT89C51CC03
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
37
Spi
1
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
2.25
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51CC03C-IM
Manufacturer:
AT
Quantity:
17
Company:
Part Number:
AT89C51CC03CA-IM
Manufacturer:
TI
Quantity:
18
Company:
Part Number:
AT89C51CC03CA-JM
Manufacturer:
ATEML
Quantity:
42
Company:
Part Number:
AT89C51CC03CA-RDTUM
Manufacturer:
COSMO
Quantity:
6 000
Company:
Part Number:
AT89C51CC03CA-RLTUM
Manufacturer:
ADI
Quantity:
141
4182O–CAN–09/08
Table 61. CANBT2 Register
CANBT2 (S:B5h)
CAN Bit Timing Registers 2
Note:
No default value after reset.
Number
Bit
6-5
3-1
7
-
7
4
0
The CAN controller bit timing registers must be accessed only if the CAN controller is dis-
abled with the ENA bit of the CANGCON register set to 0.
See Figure 52.
Bit Mnemonic Description
SJW 1
SJW1:0
PRS2:0
6
-
-
-
SJW 0
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Re-synchronization Jump Width
To compensate for phase shifts between clock oscillators of different bus
controllers, the controller must re-synchronize on any relevant signal edge of
the current transmission.
The synchronization jump width defines the maximum number of clock cycles.
A bit period may be shortened or lengthened by a re-synchronization.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Programming Time Segment
This part of the bit time is used to compensate for the physical delay times
within the network. It is twice the sum of the signal propagation time on the
bus line, the input comparator delay and the output driver delay.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5
4
-
Tsjw = Tscl x (SJW [1..0] +1)
Tprs = Tscl x (PRS[2..0] + 1)
PRS 2
3
PRS 1
AT89C51CC03
2
PRS 0
1
0
-
115