AT89C51CC03 Atmel Corporation, AT89C51CC03 Datasheet - Page 134
AT89C51CC03
Manufacturer Part Number
AT89C51CC03
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C51CC03.pdf
(7 pages)
2.AT89C51CC03.pdf
(198 pages)
3.AT89C51CC03.pdf
(32 pages)
4.AT89C51CC03.pdf
(27 pages)
Specifications of AT89C51CC03
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
37
Spi
1
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
2.25
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51CC03C-IM
Manufacturer:
AT
Quantity:
17
Company:
Part Number:
AT89C51CC03CA-IM
Manufacturer:
TI
Quantity:
18
Company:
Part Number:
AT89C51CC03CA-JM
Manufacturer:
ATEML
Quantity:
42
Company:
Part Number:
AT89C51CC03CA-RDTUM
Manufacturer:
COSMO
Quantity:
6 000
Company:
Part Number:
AT89C51CC03CA-RLTUM
Manufacturer:
ADI
Quantity:
141
Figure 63. Queuing Transmission In Master Mode
134
MOSI
MISO
Data
SPTE
SCK
AT89C51CC03
MSB
MSB
Byte 1
B6
B6
BYTE 1 under transmission
B5
B5
B4
B4
When a transmission is in progress a new data can be queued and sent as soon as
transmission has been completed. So it is possible to transmit bytes without latency,
useful in some applications.
The SPTE bit in SPSCR is set as long as the transmission buffer is free. It means that
the user application can write SPDAT with the data to be transmitted until the SPTE
becomes cleared.
Figure 63 shows a queuing transmission in master mode. Once the Byte 1 is ready, it is
immediately sent on the bus. Meanwhile an other byte is prepared (and the SPTE is
cleared), it will be sent at the end of the current transmission. The next data must be
ready before the end of the current transmission.
In slave mode it is almost the same except it is the external master that start the
transmission.
Also, in slave mode, if no new data is ready, the last value received will be the next data
byte transmitted.
B3
B3
B2
B2
B1
B1
Byte 2
LSB
LSB MSB
MSB
B6
B6
BYTE 2 under transmission
B5
B5
B4
B4
B3
B3
Byte 3
B2
B2
B1
B1
LSB
LSB
4182O–CAN–09/08