SC28L92A1B,557 NXP Semiconductors, SC28L92A1B,557 Datasheet - Page 2

• Manufacturer Part Number: SC28L92A1B,557
• Description: IC UART DUAL W/FIFO 44-PQFP
• Manufacturer: NXP Semiconductors
• Series: IMPACTr
• Type: Dual UARTr

Specifications of SC28L92A1B,557

• Number Of Channels: 2, DUART
• Package / Case: 44-MQFP, 44-PQFP
• Features: False-start Bit Detection
• Fifo's: 16 Byte
• Voltage - Supply: 3.3V, 5V
• With Auto Flow Control: Yes
• With False Start Bit Detection: Yes
• With Modem Control: Yes
• With Cmos: Yes
• Mounting Type: Surface Mount
• Data Rate: 0.2304 MBd
• Supply Voltage (max): 3.63 V or 5.5 V
• Supply Voltage (min): 2.97 V or 4.5 V
• Supply Current: 25 mA
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3.3 V or 5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 568-1211; 935263294557; SC28L92A1B

NXP Semiconductors
2. Features
SC28L92_7
Product data sheet
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Member of IMPACT family: 3.3 V to 5.0 V, 40 C to +85 C and 68xxx or 80xxx bus
interface for all devices
Dual full-duplex independent asynchronous receiver/transmitters
16 character FIFOs for each receiver and transmitter
Pin programming selects 68xxx or 80xxx bus interface
Programmable data format
16-bit programmable counter/timer
Programmable baud rate for each receiver and transmitter selectable from:
Parity, framing, and overrun error detection
False start bit detection
Line break detection and generation
Programmable channel mode
Multi-function 7-bit input port (includes IACKN)
Multi-function 8-bit output port
Versatile interrupt system
Maximum data transfer rates: 1 - 1 Mbit/s, 16 - 1 Mbit/s
Automatic wake-up mode for multi-drop applications
Start-end break interrupt/status
Detects break which originates in the middle of a character
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
N
5 data to 8 data bits plus parity
Odd, even, no parity or force parity
1 stop, 1.5 stop or 2 stop bits programmable in
28 fixed rates: 50 kBd to 230.4 kBd
Other baud rates to 1 MHz at 16
Programmable user-defined rates derived from a programmable counter/timer
External 1 or 16 clock
Normal (full-duplex)
Automatic echo
Local loopback
Remote loopback
Multi-drop mode (also called wake-up or 9-bit)
Can serve as clock or control inputs
Change of state detection on four inputs
Inputs have typically > 100 k pull-up resistors
Change of state detectors for modem control
Individual bit set/reset capability
Outputs can be programmed to be status/interrupt signals
FIFO status for DMA interface
Single interrupt output with eight maskable interrupting conditions
Output port can be configured to provide a total of up to six separate interrupt
outputs that may be wire ORed
Each FIFO can be programmed for four different interrupt levels
Watchdog timer for each receiver
Rev. 07 — 19 December 2007
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
1
16
-bit increments
SC28L92
© NXP B.V. 2007. All rights reserved.
2 of 73