KMPC8548ECVTAUJC Freescale Semiconductor, KMPC8548ECVTAUJC Datasheet - Page 17

• Manufacturer Part Number: KMPC8548ECVTAUJC
• Manufacturer: Freescale Semiconductor

Specifications of KMPC8548ECVTAUJC

• Lead Free Status / Rohs Status: Supplier Unconfirmed

4.5
Note the following FIFO maximum speed restrictions based on platform speed.
For FIFO GMII mode:
For example, if the platform frequency is 533 MHz, the FIFO TX/RX clock frequency should be no more
than 127 MHz.
For FIFO encoded mode:
For example, if the platform frequency is 533 MHz, the FIFO TX/RX clock frequency should be no more
than 167 MHz.
4.6
The CCB clock frequency must be considered for proper operation of the high-speed PCI-Express and
Serial RapidIO interfaces as described below.
For proper PCI Express operation, the CCB clock frequency must be greater than:
See MPC8548ERM, Rev. 2, PowerQUICC™ III Integrated Processor Family Reference Manual,
Section 18.1.3.2, “Link Width,” for PCI Express interface width details.
For proper serial RapidIO operation, the CCB clock frequency must be greater than:
See MPC8548ERM, Rev. 2, PowerQUICC™ III Integrated Processor Family Reference Manual,
Section 17.4, “1x/4x LP-Serial Signal Descriptions,” for serial RapidIO interface width and frequency
details.
4.7
For information on the input clocks of other functional blocks of the platform see the specific section of
this document.
Freescale Semiconductor
FIFO TX/RX clock frequency ≤ platform clock frequency/4.2
FIFO TX/RX clock frequency ≤ platform clock frequency/4.2
Platform to FIFO Restrictions
Platform Frequency Requirements for PCI-Express and Serial
RapidIO
Other Input Clocks
MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 7
2 × (0.80) × (Serial RapidIO interface frequency) × (Serial RapidIO link width)
527 MHz × (PCI-Express link width)
64
8
Input Clocks
17