LFEC3E-3QN208I Lattice, LFEC3E-3QN208I Datasheet - Page 428
LFEC3E-3QN208I
Manufacturer Part Number
LFEC3E-3QN208I
Description
IC FPGA 3KLUTS 208PQFP
Manufacturer
Lattice
Series
EC3r
Datasheets
1.LFEC3E-5TN144C.pdf
(163 pages)
2.LFE3-35EA-8FN672I.pdf
(21 pages)
3.LFEC3E-3QN208I.pdf
(478 pages)
Specifications of LFEC3E-3QN208I
Number Of Logic Elements/cells
3100
Number Of Labs/clbs
-
Total Ram Bits
56320
Number Of I /o
145
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
208-BFQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
Q6377645
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFEC3E-3QN208I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 428 of 478
- Download datasheet (13Mb)
Lattice Semiconductor
Table 18-3. Timing Arcs for Address and Command Signals
Figure 18-4. Timing Diagram for Address and Command Signals
Set-up Calculation
Therefore:
Isolating the board delays, we get:
Max Delay of Clock to DDR = t
Max Delays of command signals Data to DDR = t
To meet set up time at DDR memory, Clock Delay - Data Delay > 0
t
t
t
t
DDR_CLK
BDCTRL
BDCTRL
BDCTRL
command_signals
command_signals
At DDR Interface
pll_mclk (clkx)
t
- t
- t
- t
t
CCTRL
CCTRL
(max) + t
Symbol
BDC
BDC
BDC
t
At FPGA
BDCTRL
ddr_ad,
ddr_ad,
ddr_clk
CLK
(max)
< t
< 2.47 + 3.75 - 0.3 - 0.75 - 4.834
< 0.336 ns
(min)
DDR_CLK
BDC
+ t
Is the clock-to-out time for ddr_ad and command signals.
(Clock Path Delay - Feedback Path) + Data Path Delay
Is the clock-to-out time for ddr_ad and command signals.
(Clock Path Delay - Feedback Path) + Data Path Delay
Is the board delay of ddr_ad and command signals from
FPGA pins to DDR SDRAM pins.
(max) + t
CK
* 1/2 - t
t
DDR_CLK
DDR_CLK
CK
SKEW
+ t
* 1/2 - t
BDC
t
(max) + t
CCTRL
- t
DS
SKEW
- t
Description
t
BDCTRL
CCTRL
18-6
BDC
- t
CCTRL
t
DS
DS
+ t
t
(max) - t
SKEW
- t
CK
(max) + t
CCTRL
for the DDR SDRAM Controller IP Core
* 1/2 - t
BDCTRL
(max)
BDCTRL
SKEW
> 0
- t
t
SKEW
DS
Board Timing Guidelines
t
DH
4.834 ns
2.147 ns
ORCA4
—
Related parts for LFEC3E-3QN208I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 97 IO 1.2V -3 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 67 IO 1.2V -3 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 145 IO 1.2 V -3 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs Pb-Free
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 97I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 97I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 160I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 145I/O 208-PQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 160I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 160I/O 256-BGA
Manufacturer:
Lattice
Datasheet: