LFEC3E-3QN208I Lattice, LFEC3E-3QN208I Datasheet - Page 196

• Manufacturer Part Number: LFEC3E-3QN208I
• Description: IC FPGA 3KLUTS 208PQFP
• Manufacturer: Lattice
• Series: EC3r

Specifications of LFEC3E-3QN208I

• Number Of Logic Elements/cells: 3100
• Number Of Labs/clbs: -
• Total Ram Bits: 56320
• Number Of I /o: 145
• Number Of Gates: -
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 208-BFQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: Q6377645

LatticeECP/EC and LatticeXP
Lattice Semiconductor
sysIO Usage Guide
Appendix B. sysIO Attributes Using Preference Editor User Interface
You can also assign the sysIO buffer attributes using the Pre Map Preference Editor GUI available in the ispLEVER
tools. The Pin Attribute Sheet list all the ports in your design and all the available sysIO attributes as preferences.
Clicking on each of these cells will produce a list of all the valid I/O preference for that port. Each column takes pre-
cedence over the next. Hence, when a particular IO_TYPE is chosen, the DRIVE, PULLMODE and SLEWRATE
columns will only list the valid combinations for that IO_TYPE. The user can lock the pin locations using the pin
location column of the Pin Attribute sheet. Right-clicking on a cell will list all the available pin locations. The Prefer-
ence Editor will also conduct a DRC check to look for incorrect pin assignments.
You can enter the DIN/ DOUT preferences using the Cell Attributes Sheet of the Preference Editor. All the prefer-
ences assigned using the Preference Editor are written into the logical preference file (.lpf).
Figure 8-4 and Figure 8-5 show the Pin Attribute Sheet and the Cell Attribute Sheet views of the Preference Editor.
For further information on how to use the Preference Editor, refer to the ispLEVER Help documentation located in
the Help menu option of the software.
Figure 8-4. Pin Attributes Tab
Figure 8-5. Cell Attributes Tab
8-22