Z16M1720ASG1868 Zilog, Z16M1720ASG1868 Datasheet - Page 32
Z16M1720ASG1868
Manufacturer Part Number
Z16M1720ASG1868
Description
IC PCMCIA INTERFACE 100-VQFP
Manufacturer
Zilog
Datasheet
1.Z0847006PSG.pdf
(330 pages)
Specifications of Z16M1720ASG1868
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
100-LQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 32 of 330
- Download datasheet (3Mb)
UM008101-0601
< % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
IORQ
Input/Output Request from CPU (input, active Low). The IORQ signal
is used in conjunction with the CE and RD signals to transfer data and
channel control words between the Z80 CPU and the CTC. During a CTC
Write cycle, IORQ and CE must be true and RD false. The CTC does not
receive a specific write signal. Instead it generates one internally from the
inverse of a valid RD signal. In a CTC Read cycle, IORQ, CE, and RD
must be active to place the contents of the down-counter on the Z80 data
bus. If IORQ and M1 are both true, the CPU is acknowledging an interrupt
request, and the highest priority interrupting channel places its interrupt
vector on the Z80 data bus.
RD
Read Cycle Status from the CPU (input, active Low). The RD signal is
used in conjunction with the IORQ and CE signals to transfer data and
channel control words between the Z80 CPU and the CTC. During a CTC
Write Cycle, IORQ and CE must be true and RD false. The CTC does not
receive a specific write signal, instead it generates one internally from the
inverse of a valid RD signal. In a CTC Read cycle, IORQ CE, and RD must
be active to place the contents of the down-counter on the Z80 data bus.
IEI
Interrupt Enable In (input, active High). This signal is used to form a
system-wide interrupt daisy-chain which establishes priorities when more
than one peripheral device in the system has interrupting capability. A High
level on this pin indicates that no other interrupting devices of higher
priority in the daisy chain are being serviced by the Z80 CPU.
IEO
Interrupt Enable Out (output, active High. The IEO signal, in
conjunction with IEI, is used to form a system-wide interrupt priority
daisy-chain. IEO is High only if IEI is High and the CPU is not servicing
Counter/Timer Channels
Related parts for Z16M1720ASG1868
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
PCMCIA Interface Solution
Manufacturer:
ZILOG [Zilog, Inc.]
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: