Z16M1720ASG1868 Zilog, Z16M1720ASG1868 Datasheet - Page 269
Z16M1720ASG1868
Manufacturer Part Number
Z16M1720ASG1868
Description
IC PCMCIA INTERFACE 100-VQFP
Manufacturer
Zilog
Datasheet
1.Z0847006PSG.pdf
(330 pages)
Specifications of Z16M1720ASG1868
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
100-LQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 269 of 330
- Download datasheet (3Mb)
Z80 CPU Peripherals
User Manual
249
All interrupts may be disabled for operation in a Polled mode or to avoid
interrupts at inappropriate tunes during the execution of a program.
Synchronous Receive
Initialization
The system program initiates the Synchronous Receive operation with the
following parameters: odd or even parity, 8-bit or 16-bit sync characters, x1
clock mode, CRC polynomial, receive character length, and more. Sync
characters must be loaded to registers WR6 and WR7. The receivers can be
enabled only after all receive parameters are set. WR4 parameters must be
issued before WR1, WR3, WR5, WR6, and WR7 parameters or commands.
After these condititons are met, the receiver is in the Hunt phase. It remains in
this phase until character synchronization is achieved. Under program
control, all the leading sync characters of the message can be inhibited from
loading the receive buffers by setting the Sync Character Load Inhibit bit in
WR3.
Data Transfer and Status Monitoring
After character synchronization is achieved, the assembled characters are
transferred to the receive data FIFO. The following four interrupt modes are
available to transfer the data and its associated status to the CPU.
No Interrupts Enabled
This mode is used for a purely polled operation or for off-line conditions.
Interrupt On First Character Only
This mode is normally used to start a polling loop or a Block Transfer
instruction using WAIT/READY to synchronize the CPU or the DMA
device to the incoming data rate. In this mode, the Z80 SIO interrupts on
the first character and thereafter interrupts only if Special Receive condi-
UM008101-0601
Serial Input/Output
Related parts for Z16M1720ASG1868
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
PCMCIA Interface Solution
Manufacturer:
ZILOG [Zilog, Inc.]
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: