Z16M1720ASG1868 Zilog, Z16M1720ASG1868 Datasheet - Page 271
Z16M1720ASG1868
Manufacturer Part Number
Z16M1720ASG1868
Description
IC PCMCIA INTERFACE 100-VQFP
Manufacturer
Zilog
Datasheet
1.Z0847006PSG.pdf
(330 pages)
Specifications of Z16M1720ASG1868
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
100-LQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 271 of 330
- Download datasheet (3Mb)
UM008101-0601
Note:
before the next character is transferred, CRC is calculated on the transferred
character. If CRC is disabled before the time of the next transfer, calcula-
tion proceeds on the word in progress, but the word just transferred to the
buffer is not included. When these requirements are satisfied, the 3-byte
receive data buffer is, in effect, unusable in Bisync operation. CRC may be
enabled and disabled as many times as necessary for a given calculation.
In the Monosync, Bisync, and External Sync modes, the CRC/Framing Error
bit (RR1, D6) contains the comparison result of the CRC checker 16-bit
times (eight bits delay and eight shifts for CRC) after the character has been
transferred from the receive shift register to the buffer. The result should be
zero, indicating an error-free transmission.
The comparison is made with each transfer and is valid only as long as the
character remains in the receive FIFO.
Following is an example of the CRC checking operation when four charac-
ters (A, B, C, and D) are received in that order.
•
•
If CRC is disabled before C is in the buffer, CRC is not calculated on B.
•
After C is loaded, the CRC/Framing Error bit shows the result of the
comparison through character A.
•
After D is in the buffer, the CRC Error bit shows the result of the comparison
through character B whether or not B was included in the CRC calculations.
Due to the serial nature of CRC calculation, the Receive Clock (RxC)
must cycle 16 times (8-bit delay plus 8-bit CRC shift) after the second
Character A loaded to buffer
Character B loaded to buffer
Character C loaded to buffer
Character D loaded to buffer
The result is valid only at the end of CRC calculation. If the result
is examined before this time, it usually indicates an error.
Z80 CPU Peripherals
Serial Input/Output
User Manual
251
Related parts for Z16M1720ASG1868
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
PCMCIA Interface Solution
Manufacturer:
ZILOG [Zilog, Inc.]
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: