XW2B-80J7-1A Omron, XW2B-80J7-1A Datasheet - Page 182

no-image

XW2B-80J7-1A

Manufacturer Part Number
XW2B-80J7-1A
Description
RELAY UNIT
Manufacturer
Omron
Datasheet

Specifications of XW2B-80J7-1A

Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
XW2B80J71A
Latching a High-speed
Counter’s PV
Pulse Inputs
Frequency Measurement (Mode 2) Specifications
The present counter value can be latched at the rising edge of the latch signal
input and stored as the latch register value. Each time the counter value is
captured, the latch register value is overwritten with the new value and the old
value is lost.
To use the latched counter value (latch register value) in the ladder program,
read the latch register value with the PRV(881) instruction.
There is one latch register provided for each counter.
Both latch input 1 and latch input 2 can be enabled for a single counter, but
only latch input 1 will be effective when both inputs are enabled.
Two latch inputs can be used for a single counter by enabling/disabling latch
input 1 and 2 from the ladder program to enable only the desired input when it
is required. In this case, allow at least one Motion Control Module cycle
between the use of the two inputs.
A608
A609
A610
A611
Applicable pulse
input
Measurable frequen-
cies
Measurement period 5 ms max. (input frequency 500 Hz min.)
Operating conditions In the System Setup, set the pulse input’s counter data display
Word
Item
08
08
08
09
08
09
Bit
Only pulse 1 (high-speed counter 1) can be used.
0 to 500 kHz
Note When no pulses have been input for 10 s, the measured
Note At input frequencies below 500 Hz, the measurement
to frequency measurement (mode 2).
High-speed Counter 1
Status Flag
High-speed Counter 2
Status Flag
High-speed Counter 1
Command
High-speed Counter 2
Command
value is set to 0 Hz (stopped). The previous output
value is retained during this 10-second interval.
period is increased to accommodate the lower input fre-
quencies and becomes 200 ms max. for input frequen-
cies of 10 Hz min.
Function
Specifications
Count Latched Flag
Indicates that a high-speed counter
PV has been captured in the latch
register by the latch signal input.
Count Latched Flag
(This flag has the same function as
the flag for high-speed counter 1.)
Latch Input 1 Enable
OFF: Disabled
ON:
Latch Input 2 Enable
OFF: Disabled
ON:
Latch Input 1 Enable
OFF: Disabled
ON:
Latch Input 2 Enable
OFF: Disabled
ON:
Enabled
Enabled
Enabled
Enabled
Details
Section 7-5
159