STM32W108HBU64TR STMicroelectronics, STM32W108HBU64TR Datasheet - Page 164

• Manufacturer Part Number: STM32W108HBU64TR
• Description: 16/32-BITS MICROS
• Manufacturer: STMicroelectronics
• Series: STM32r

Specifications of STM32W108HBU64TR

• Applications: RF4CE, Remote Control
• Core Processor: ARM® Cortex-M3™
• Program Memory Type: FLASH (128 kB)
• Controller Series: STM32W
• Ram Size: 8K x 8
• Interface: I²C, SPI, UART/USART
• Number Of I /o: 18
• Voltage - Supply: 1.18 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 40-VFQFN Exposed Pad
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Analog-to-digital converter
11.2
Note:
11.3
11.3.1
164/209
31
15
ADC_PERIOD
30
14
rw
Interrupts
The ADC has its own ARM
ADC interrupt is enabled by writing the INT_ADC bit to the INT_CFGSET register, and
cleared by writing the INT_ADC bit to the INT_CFGCLR register.
page 170
Four kinds of ADC events can generate an ADC interrupt, and each has a bit flag in the
INT_ADCFLAG register to identify the reason(s) for the interrupt:
●
●
●
●
Bits in INT_ADCFLAG may be cleared by writing a 1 to their position.
The INT_ADCCFG register controls whether or not INT_ADCFLAG bits actually request the
ARM
so.
For non-interrupt (polled) ADC operation set INT_ADCCFG to zero, and read the bit flags in
INT_ADCFLAG to determine the ADC status.
When making changes to the ADC configuration it is best to disable the DMA beforehand. If
this isn’t done it can be difficult to determine at which point the sample data in the DMA
buffer switch from the old configuration to the new configuration. However, since the ADC
will be left running, if it completes a conversion after the DMA is disabled, the INT_ADCOVF
flag will be set. To prevent these unwanted DMA buffer overflow indications, clear the
INT_ADCOVF flag immediately after enabling the DMA, preferably with interrupts off.
Disabling the ADC in addition to the DMA is often undesirable because of the additional
analog startup time when it is re-enabled.
Analog-to-digital converter (ADC) registers
ADC configuration register (ADC_CFG)
Address offset: 0xD004
Reset value:
29
13
INT_ADCOVF – an ADC conversion result was ready but the DMA was disabled (DMA
buffer overflow).
INT_ADCSAT– the gain correction multiplication exceeded the limits for a signed 16-bit
number (gain saturation).
INT_ADCULDFULL – the DMA wrote to the last location in the buffer (DMA buffer full).
INT_ADCULDHALF – the DMA wrote to the last location of the first half of the DMA
buffer (DMA buffer half full).
®
Cortex-M3 ADC interrupt; only the events whose bits are 1 in INT_ADCCFG can do
HVSE
ADC_
LP
28
12
rw
describes the interrupt system in detail.
ADC_
HVSE
LN
27
11
rw
0x0000 1800
26
10
ADC_MUXP
®
25
rw
9
Cortex-M3 vectored interrupt with programmable priority. The
Doc ID 16252 Rev 8
24
8
Reserved
MUXP
ADC_
23
rw
7
22
6
ADC_MUXN
21
5
STM32W108CB, STM32W108HB
rw
20
4
Section 12: Interrupts on
19
3
ADC_1
MHZC
18
LK
rw
2
ST Re-
served
17
rw
1
ADC_E
NABLE
16
rw
0