PIC16F737-I/SP Microchip Technology Inc., PIC16F737-I/SP Datasheet - Page 40

• Manufacturer Part Number: PIC16F737-I/SP
• Description: 28 PIN, 7 KB FLASH, 368 RAM, 25 I/O
• Manufacturer: Microchip Technology Inc.

Specifications of PIC16F737-I/SP

• A/d Inputs: 5-Channel, 8-Bit
• Cpu Speed: 5 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 25
• Interface: I2C/SPI/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 28-pin SPDIP
• Programmable Memory: 7K Bytes
• Ram Size: 192 Bytes
• Speed: 20 MHz
• Timers: 2-8-bit, 1-16-bit
• Voltage, Range: 2-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

PIC16F7X7
4.6.3
When clock switching is performed, the Watchdog
Timer is disabled because the Watchdog Ripple
Counter is used as the Oscillator Start-up Timer (OST).
REGISTER 4-2:
DS30498C-page 38
Note:
CLOCK TRANSITION AND WDT
The OST is only used when switching to
XT, HS and LP Oscillator modes.
bit 7
bit 6-4
bit 3
bit 2
bit 1-0
Unimplemented: Read as ‘0’
IRCF<2:0>: Internal RC Oscillator Frequency Select bits
000 = 31.25 kHz
001 = 125 kHz
010 = 250 kHz
011 = 500 kHz
100 = 1 MHz
101 = 2 MHz
110 = 4 MHz
111 = 8 MHz
OSTS: Oscillator Start-up Time-out Status bit
1 = Device is running from the primary system clock
0 = Device is running from the Timer1 oscillator (T1OSC) or INTRC as a secondary system clock
IOFS: INTOSC Frequency Stable bit
1 = Frequency is stable
0 = Frequency is not stable
SCS<1:0>: Oscillator Mode Select bits
00 = Oscillator mode defined by FOSC<2:0>
01 = T1OSC is used for system clock
10 = Internal RC is used for system clock
11 = Reserved
bit 7
Legend:
R = Readable bit
-n = Value at POR
OSCCON: OSCILLATOR CONTROL REGISTER (ADDRESS 8Fh)
Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator
U-0
—
mode.
R/W-0
IRCF2
R/W-0
IRCF1
W = Writable bit
‘1’ = Bit is set
IRCF0
R/W-0
Once the clock transition is complete (i.e., new oscilla-
tor selection switch has occurred), the Watchdog
Counter is re-enabled with the Counter Reset. This
allows the user to synchronize the Watchdog Timer to
the start of execution at the new clock frequency.
(1)
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
OSTS
R-0
(1)
IOFS
R-0
 2004 Microchip Technology Inc.
x = Bit is unknown
R/W-0
SCS1
R/W-0
SCS0
bit 0