STLC5048TR STMicroelectronics, STLC5048TR Datasheet - Page 62

IC CODEC/FILTER PROGR 4CH 64TQFP

STLC5048TR

Manufacturer Part Number
STLC5048TR
Description
IC CODEC/FILTER PROGR 4CH 64TQFP
Manufacturer
STMicroelectronics
Type
PCM Codec/Filterr
Datasheets

Specifications of STLC5048TR

Data Interface
PCM Audio Interface
Resolution (bits)
16 b
Number Of Adcs / Dacs
4 / 4
Sigma Delta
Yes
Voltage - Supply, Analog
3.3 V ~ 5 V
Voltage - Supply, Digital
3.3 V ~ 5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STLC5048TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STLC5048TR
Manufacturer:
ST
0
Power sequences
Appendix C
C.1
C.2
62/64
Power-up sequence
The DSP after an HW (M1=0) or SW reset (CONF[7]=1) or a power-on reset (POR) has to
perform the INIT program. To do it at least one channel must be set in active mode.
After that, (2 FS are required), the INIT bit in the CTRLACK register is set to 1 and the RAM
can be written and read. It must be noted that to program the device the MCLK and FS
signals must be applied to the device.
Following, the correct sequence that must be used in order to program the device.
Power-on sequence
wait 5 FS signals for PLL locking
CONF=BF
write CONF=3F
write CONF=30
wait 2 FS signals
read CTRLACK=03
Before to start the coefficient download, one or more channels must be selected using the
COMEN register. The download can be done keeping the device in active mode (at least
one channel active) or in power down mode (all channels in power down). If the second
choice is selected, the PDR bit in the COMEN register must be set to 0 (internal RAM active
also in power down mode).
Power sequences
Sw reset enabled after reset
Sw reset disabled
All channel active
Check INIT bit =1
STLC5048

Related parts for STLC5048TR