MC68MH360EM25L Freescale Semiconductor, MC68MH360EM25L Datasheet - Page 397

• Manufacturer Part Number: MC68MH360EM25L
• Description: IC MPU QUICC ETHER 25MHZ 240FQFP
• Manufacturer: Freescale Semiconductor

Specifications of MC68MH360EM25L

• Processor Type: M683xx 32-Bit
• Speed: 25MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 240-FQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -

SSEL1–SSEL4—Strobe Select
Bit 9—Reserved
MOTOROLA
The SWTR option gives station B the opportunity to listen to transmissions from station A
and to transmit data to Station A. To do this, station B would set the SWTR bit in its receive
route RAM. For this entry, receive data is taken from the L1TXD pin and data is transmit-
ted on the L1RXD pin. If the user only wants to listen to Station A’s transmissions and not
transmit data on L1RXD, then the CSEL bits in the corresponding transmit route RAM en-
try should be cleared to prevent transmission on the L1RXD pin.
It is also possible for station B to transmit data to station A by setting the SWTR bit of the
entry in its receive route RAM. Data is transmitted on the L1RXD pin rather than the
L1TXD pin, according to the transmit route RAM. Note that this configuration could cause
collisions with other data on the L1RXD pin unless care is taken to choose an available
(quiet) time slot. If the user only wants to transmit on L1RXD and not receive data on
L1TXD, then the CSEL bits in the receive route RAM should be cleared to prevent recep-
tion of data on L1TXD.
The four strobes (L1STA1, L1STA2, L1STB1, and L1STB2) may be assigned to the re-
ceive RAM and asserted/negated with L1RCLKa or L1RCLKb or assigned to the transmit
RAM and asserted/negated with L1TCLKa or L1TCLKb. Each bit corresponds to the value
the strobe should have during this bit/byte group. Multiple strobes can be asserted simul-
taneously, if desired.
If a strobe is configured to be asserted in two consecutive SI RAM entries, then it will re-
main continuously asserted during the processing of both SI RAM entries. If a strobe is
asserted on the last entry in the table, the strobe will be negated after the processing of
that last entry is complete.
0 = Normal operation of the L1TXD and L1RXD pins.
1 = Data is transmitted on the L1RXD pin and is received from the L1TXD pin for the
duration of this entry.
If the transmit and receive sections of the TDM do not use a sin-
gle clock source, this feature will give erratic results.
RX
STATION A
Freescale Semiconductor, Inc.
Figure 7-27. Using the SWTR Feature
For More Information On This Product,
TX
MC68360 USER’S MANUAL
Go to: www.freescale.com
RX
NOTE
STATION B
TX
Serial Interface with Time Slot Assigner
TDM TRANSMIT DATA
TDM RECEIVE DATA
7-73