MC68EC020AA25 Freescale Semiconductor, MC68EC020AA25 Datasheet - Page 95

IC MPU 32BIT 25MHZ 100-QFP

MC68EC020AA25

Manufacturer Part Number
MC68EC020AA25
Description
IC MPU 32BIT 25MHZ 100-QFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68EC020AA25

Processor Type
M680x0 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
100-QFP
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC020AA25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC020AA25
Quantity:
14
Company:
Part Number:
MC68EC020AA25
Quantity:
14
Part Number:
MC68EC020AA25R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
5.4.1.2 AUTOVECTOR INTERRUPT ACKNOWLEDGE CYCLE. When the interrupting
device cannot supply a vector number, it requests an automatically generated vector or
autovector. Instead of placing a vector number on the data bus and asserting
DSACK1/DSACK0, the device asserts AVEC to terminate the cycle. The DSACK1/DSACK0
signals may not be asserted during an interrupt acknowledge cycle terminated by AVEC.
The vector number supplied in an autovector operation is derived from the interrupt level
of the current interrupt. When AVEC is asserted instead of DSACK1/DSACK0 during an
interrupt acknowledge cycle, the MC68020/EC020 ignores the state of the data bus and
internally generates the vector number, the sum of the interrupt level plus 24 ($18). Seven
distinct autovectors, which correspond to the seven levels of interrupt available with IPL2–
IPL0, can be used. Figure 5-34 shows the timing for an autovector operation.
5.4.1.3 SPURIOUS INTERRUPT CYCLE. When a device does not respond to an interrupt
acknowledge cycle with AVEC or DSACK1/DSACK0, the external logic typically returns
BERR. In this case, the MC68020/EC020 automatically generates 24, the spurious
interrupt vector number. If HALT is also asserted, the processor retries the cycle.
5-48
M68020 USER’S MANUAL
MOTOROLA

Related parts for MC68EC020AA25