ADE7569ASTZF16 Analog Devices Inc, ADE7569ASTZF16 Datasheet - Page 129

• Manufacturer Part Number: ADE7569ASTZF16
• Description: IC ENERGY METER MCU 16K 64LQFP
• Manufacturer: Analog Devices Inc

Specifications of ADE7569ASTZF16

• Applications: Energy Measurement
• Core Processor: 8052
• Program Memory Type: FLASH (16 kB)
• Controller Series: ADE75xx
• Ram Size: 512 x 8
• Interface: I²C, SPI, UART
• Number Of I /o: 20
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Ic Function: Single Phase Energy Measurement IC
• Supply Voltage Range: 3.13V To 3.46V, 2.4V To 3.7V
• Operating Temperature Range: -40°C To +85°C
• Digital Ic Case Style: LQFP
• No. Of Pins: 64
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

(SHIFT CLOCK)
UART OPERATION MODES
Mode 0 (Shift Register with Baud Rate Fixed at f
Mode 0 is selected when the SM0 and SM1 bits in the serial
communications control register SFR (SCON, Address 0x98)
are cleared. In this shift register mode, serial data enters and
exits through the RxD pin. TxD outputs the shift clock. The baud
rate is fixed at f
Transmission is initiated by any instruction that writes to the
serial port buffer SFR (SBUF, Address 0x99). The data is shifted
out of the RxD line. The eight bits are transmitted with the least
significant bit (LSB) first.
Reception is initiated when the serial port receive enable bit
(REN, Bit 4) is 1 and the serial port receive interrupt bit (RI, Bit
0) is 0. When RI is cleared, the data is clocked into the RxD line,
and the clock pulses are output from the TxD line as shown in
Figure 104.
Mode 1 (8-Bit UART, Variable Baud Rate)
Mode 1 is selected by clearing SM0 (Bit 7) and setting SM1 (Bit
6). Each data byte (LSB first) is preceded by a start bit (0) and
followed by a stop bit (1). Therefore, each frame consists of 10
bits transmitted on the TxD pin or received on the RxD pin.
The baud rate is set by a timer overflow rate. Timer 1 or Timer 2
can be used to generate baud rates, or both timers can be used
simultaneously where one generates the transmit rate and the
other generates the receive rate. There is also a dedicated timer
for baud rate generation, the UART timer, which has a fractional
divisor to precisely generate any baud rate (see the UART Timer
Generated Baud Rates section).
Transmission is initiated by a write to the serial port buffer SFR
(SBUF, Address 0x99). Next, a stop bit (1) is loaded into the
ninth bit position of the interval serial port shift register. The
data is output bit-by-bit until the stop bit appears on TxD and
the transmit interrupt flag (TI) is automatically set as shown in
Figure 105.
Reception is initiated when a 1-to-0 transition is detected on
the RxD pin. Assuming that a valid start bit is detected,
character reception continues. The eight data bits are clocked
into the serial port shift register.
(SCON.1)
(DATA OUT)
TxD
TI
RxD
TxD
START
BIT
D0
DATA BIT 0
CORE
Figure 104. 8-Bit Shift Register Mode
Figure 105. 8-Bit Variable Baud Rate
/12. Eight data bits are transmitted or received.
D1
D2
DATA BIT 1
D3
D4
D5
DATA BIT 6
READY FOR MORE DATA)
D6
(FOR EXAMPLE,
SET INTERRUPT
D7
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
STOP BIT
DATA BIT 7
CORE
/12)
Rev. B | Page 129 of 152
All of the following conditions must be met at the time the final
shift pulse is generated to receive a character:
•
•
If any of these conditions is not met, the received frame is
irretrievably lost, and the receive interrupt flag (RI) is not set.
If the received frame has met these conditions, the following
events occur:
•
•
•
Mode 2 (9-Bit UART with Baud Fixed at f
Mode 2 is selected by setting SM0 and clearing SM1. In this
mode, the UART operates in 9-bit mode with a fixed baud rate.
The baud rate is fixed at f
SMOD bit in the program control SFR (PCON, Address 0x87)
doubles the frequency to f
received: a start bit (0), eight data bits, a programmable ninth
bit, and a stop bit (1). The ninth bit is most often used as a parity
bit or as part of a multiprocessor communication protocol,
although it can be used for anything, including a ninth data bit,
if required.
To use the ninth data bit as part of a communication protocol for
a multiprocessor network such as RS-485, the ninth bit is set to
indicate that the frame contains the address of the device with
which the master wants to communicate. The devices on the
network are always listening for a packet with the ninth bit set
and are configured such that if the ninth bit is cleared, the frame
is not valid, and a receive interrupt is not generated. If the ninth
bit is set, all devices on the network receive the address and obtain a
receive character interrupt. The devices examine the address and, if
it matches one of the preprogrammed addresses of the devices,
that device configures itself to listen to all incoming frames, even
those with the ninth bit cleared. Because the master has initiated
communication with that device, all the following packets with
the ninth bit cleared are intended specifically for that addressed
device until another packet with the ninth bit set is received. If
the address does not match, the device continues to listen for
address packets.
If the extended UART is disabled (EXTEN = 0 in the CFG
SFR, Address 0xAF)), RI must be 0 to receive a character.
This ensures that the data in the SBUF SFR is not
overwritten if the last received character has not been read.
If frame error checking is enabled by setting SM2, the
received stop bit must be set to receive a character. This
ensures that every character received comes from a valid
frame, with both a start bit and a stop bit.
The eight bits in the receive shift register are latched into
the SBUF SFR.
The ninth bit (stop bit) is clocked into RB8 in the SCON SFR.
The receiver interrupt flag (RI) is set.
CORE
CORE
/64 by default, although setting the
/32. Eleven bits are transmitted or
CORE
/64 or f
CORE
/32)