CY7C67300-100AXI Cypress Semiconductor Corp, CY7C67300-100AXI Datasheet - Page 52

IC USB HOST/PERIPH CNTRL 100LQFP

CY7C67300-100AXI

Manufacturer Part Number
CY7C67300-100AXI
Description
IC USB HOST/PERIPH CNTRL 100LQFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-Host™r
Type
Host Programmable Embedded USBr
Datasheet

Specifications of CY7C67300-100AXI

Package / Case
100-LQFP
Applications
USB Host/Peripheral Controller
Core Processor
CY16
Program Memory Type
ROM (8 kB)
Controller Series
CY7C673xx
Ram Size
16K x 8
Interface
SPI Serial, USB, HPI
Number Of I /o
32
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Temperature Range
- 40 C to + 85 C
Supply Current
80 mA
Operating Supply Voltage
3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CY4640 - KIT MASS STORAGE REF DESIGNCY3663 - KIT DEV EZ-OTG/EZ-HOST
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-1865
CY7C67300-100AXI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C67300-100AXI
Manufacturer:
ATMEL
Quantity:
210
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
246
Part Number:
CY7C67300-100AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
20 000
Part Number:
CY7C67300-100AXI
0
Part Number:
CY7C67300-100AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
GPIO n Direction Register [R/W]
Table 81. GPIO n Direction Register
Register Description
The GPIO n Direction register controls the direction of the GPIO
data pins (input/output). The GPIO 0 Direction register controls
GPIO15 to GPIO0 while the GPIO 1 Direction register controls
GPIO31 to GPIO16.
Direction Select (Bits [15:0])
The Direction Select field[15:0] configures the corresponding
GPIO15–0 or GPIO31–16 pins as either input or output. When
any bit of this register is set to ‘1’, the corresponding GPIO data
pin becomes an output. When any bit of this register is set to ‘0’,
the corresponding GPIO data pin becomes an input.
IDE Mode Register [0xC048] [R/ W]
Table 83. IDE Mode Register
Register Description
The IDE Mode register allows the selection of IDE PIO Modes 0,
1, 2, 3, or 4. The default setting is zero which means IDE PIO
Mode 0.
Document #: 38-08015 Rev. *J
Bit #
Field
Read/Write
Default
Bit #
Field
Read/Write
Default
Bit #
Field
Read/Write
Default
Bit #
Field
Read/Write
Default
GPIO 0 Direction Register 0xC022
GPIO 1 Direction Register 0xC028
31/15
R/W
23/7
R/W
15
0
0
0
7
0
-
-
30/14
22/6
R/W
R/W
14
0
0
0
6
0
-
-
...Reserved
29/13
21/5
R/W
R/W
13
0
0
0
5
0
-
-
28/12
20/4
R/W
R/W
12
...Direction Select
Direction Select...
0
0
0
4
0
-
-
Reserved...
IDE Registers
In addition to the standard IDE PIO Port registers, there are four
registers dedicated to IDE operation. These registers are
covered in this section and summarized in
Table 82. IDE Registers
Mode Select (Bits [2:0])
The Mode Select field sets PIO Mode 0 to 4 in IDE mode. Refer
to
IDE Mode Register
IDE Start Address Register
IDE Stop Address Register
IDE Control Register
IDE PIO Port Registers
Table 84 on page 53
Register Name
27/11
19/3
R/W
R/W
R/W
11
3
0
0
0
0
-
26/10
18/2
R/W
R/W
R/W
10
2
0
0
0
0
-
for a definition of this field.
0xC048
0xC04A
0xC04C
0xC04E
0xC050-0xC06F
Mode Select
17/1
R/W
Address
R/W
25/9
R/W
1
0
0
9
0
0
-
Table
CY7C67300
82.
Page 52 of 99
R/W
16/0
R/W
24/8
R/W
0
0
0
8
0
0
-
R/W
R/W
R/W
R/W
R/W
R/W
[+] Feedback

Related parts for CY7C67300-100AXI